参数资料
型号: ISL98002CRZ-170
厂商: Intersil
文件页数: 4/28页
文件大小: 0K
描述: IC VID DIGITIZER 3CHN AFE 72-QFN
标准包装: 840
位数: 8
通道数: 3
功率(瓦特): 535mW
电压 - 电源,模拟: 3 V ~ 3.6 V
电压 - 电源,数字: 3 V ~ 3.6 V
封装/外壳: 72-VFQFN 裸露焊盘
供应商设备封装: 72-QFN(10x10)
包装: 托盘
12
FN6535.1
December 7, 2009
0x09
Red Offset (0x80)
7:0
Red Offset
ABLC enabled: digital offset control. A 1 LSB
change in this register will shift the ADC output by
1 LSB. ABLC disabled: analog offset control. These
bits go to the upper 8-bits of the 10-bit offset DAC. A
1 LSB change in this register will shift the ADC output
approximately 1 LSB (Offset DAC range = 0) or
0.5LSBs (Offset DAC range = 1).
0x00 = min DAC value or -0x80 digital offset,
0x80 = mid DAC value or 0x00 digital offset,
0xFF = max DAC value or +0x7F digital offset
0x0A
Green Offset (0x80)
7:0
Green Offset
0x0B
Blue Offset (0x80)
7:0
Blue Offset
0x0C
Offset DAC Configuration (0x00)
0
Offset DAC Range
0: ± ADC full-scale (1 DAC LSB ~ 1 ADC LSB)
1: ± ADC full-scale (1 DAC LSB ~ ADC LSB)
1
Reserved
Set to 0.
3:2
Red Offset DAC
LSBs
These bits are the LSBs necessary for 10-bit manual
offset DAC control.
Combine with their respective MSBs in registers
0x09, 0x0A, and 0x0B to achieve 10-bit offset DAC
control.
5:4
Green Offset DAC
LSBs
7:6
Blue Offset DAC
LSBs
0x0D
AFE Bandwidth (0x2E)
0
Unused
Value doesn’t matter
3:1
AFE BW
3dB point for AFE lowpass filter
000b: 100MHz
111b: 780MHz (default)
7:4
Peaking
0x0: Peaking off
0x1: Moderate peaking
0x2: Maximum recommended peaking (default)
Values above 2 are not recommended.
0x0E
PLL Htotal MSB (0x03)
5:0
PLL Htotal MSB
14-bit HTOTAL (number of active pixels) value
The minimum HTOTAL value supported is 0x200.
HTOTAL to PLL is updated on LSB write only.
0x0F
PLL Htotal LSB (0x20)
7:0
PLL Htotal LSB
0x10
PLL Sampling Phase (0x00)
5:0
PLL Sampling Phase Used to control the phase of the ADC’s sample point
relative to the period of a pixel. Adjust to obtain
optimum image quality. One step = 5.625° (1.56% of
pixel period).
0x11
PLL Pre-coast (0x04)
7:0
Pre-coast
Number of lines the PLL will coast prior to the start of
VSYNC.
0x12
PLL Post-coast (0x04)
7:0
Post-coast
Number of lines the PLL will coast after the end of
VSYNC.
Register Listing (Continued)
ADDRESS
REGISTER (DEFAULT VALUE)
BIT(S)
FUNCTION NAME
DESCRIPTION
ISL98002
相关PDF资料
PDF描述
ISL98003CNZ-165 IC AFE 3CH 8BIT 165MHZ 80EPTQFP
ISLA118P50IRZ IC ADC 8BIT SPI/SRL 500M 72QFN
ISLA212P20IRZ IC ADC 12BIT SRL/SPI 72QFN
ISLA214S50IR1Z IC ADC
ISLA222P13IRZ IC ADC 12BIT SRL/SPI 72QFN
相关代理商/技术参数
参数描述
ISL98002CRZ-EVALZ 功能描述:EVAL BOARD FOR ISL98002CRZ RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:* 标准包装:1 系列:PCI Express® (PCIe) 主要目的:接口,收发器,PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要属性:- 次要属性:- 已供物品:板
ISL98003CNZ-110 功能描述:IC AFE 3CH 8BIT 110MHZ 80EPTQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模拟前端 (AFE) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:- 通道数:2 功率(瓦特):- 电压 - 电源,模拟:3 V ~ 3.6 V 电压 - 电源,数字:3 V ~ 3.6 V 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN(5x5) 包装:带卷 (TR)
ISL98003CNZ-150 功能描述:IC AFE 3CH 8BIT 150MHZ 80EPTQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模拟前端 (AFE) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:- 通道数:2 功率(瓦特):- 电压 - 电源,模拟:3 V ~ 3.6 V 电压 - 电源,数字:3 V ~ 3.6 V 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN(5x5) 包装:带卷 (TR)
ISL98003CNZ-165 功能描述:IC AFE 3CH 8BIT 165MHZ 80EPTQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模拟前端 (AFE) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:- 通道数:2 功率(瓦特):- 电压 - 电源,模拟:3 V ~ 3.6 V 电压 - 电源,数字:3 V ~ 3.6 V 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN(5x5) 包装:带卷 (TR)
ISL98003CNZ-165S2733 制造商:Intersil Corporation 功能描述:TANGTOP ISL98003CNZ-T165 W/BUSINESS TRACKING REQUIREMENTS - Trays