参数资料
型号: IV80C52EXXX-25:RD
厂商: ATMEL CORP
元件分类: 微控制器/微处理器
英文描述: 8-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP44
封装: 1.40 MM HEIGHT, VQFP-44
文件页数: 43/134页
文件大小: 3805K
16
8068U–AVR–06/2013
XMEGA A3
Not recommended for new designs -
Use XMEGA A3U series
9.
Event System
9.1
Features
Inter-peripheral communication and signalling with minimum latency
CPU and DMA independent operation
8 Event Channels allows for up to 8 signals to be routed at the same time
Events can be generated by
– Timer/Counters (TCxn)
– Real Time Counter (RTC)
– Analog to Digital Converters (ADCx)
– Analog Comparators (ACx)
– Ports (PORTx)
– System Clock (Clk
SYS)
– Software (CPU)
Events can be used by
– Timer/Counters (TCxn)
– Analog to Digital Converters (ADCx)
– Digital to Analog Converters (DACx)
– Ports (PORTx)
– DMA Controller (DMAC)
– IR Communication Module (IRCOM)
The same event can be used by multiple peripherals for synchronized timing
Advanced Features
– Manual Event Generation from software (CPU)
– Quadrature Decoding
– Digital Filtering
Functions in Active and Idle mode
9.2
Overview
The Event System is a set of features for inter-peripheral communication. It enables the possibil-
ity for a change of state in one peripheral to automatically trigger actions in one or more
peripherals. What changes in a peripheral that will trigger actions in other peripherals are config-
urable by software. It is a simple, but powerful system as it allows for autonomous control of
peripherals without any use of interrupts, CPU or DMA resources.
The indication of a change in a peripheral is referred to as an event, and is usually the same as
the interrupt conditions for that peripheral. Events are passed between peripherals using a dedi-
cated routing network called the Event Routing Network. Figure 9-1 on page 17 shows a basic
block diagram of the Event System with the Event Routing Network and the peripherals to which
it is connected. This highly flexible system can be used for simple routing of signals, pin func-
tions or for sequencing of events.
The maximum latency is two CPU clock cycles from when an event is generated in one periph-
eral, until the actions are triggered in one or more other peripherals.
The Event System is functional in both Active and Idle modes.
相关PDF资料
PDF描述
IDT75T43100S66BS SPECIALTY MICROPROCESSOR CIRCUIT, PBGA304
IDT79RC64T575250DPI 64-BIT, 250 MHz, RISC PROCESSOR, PQFP208
IDT79R3081-40DL8 32-BIT, 40 MHz, RISC PROCESSOR, PQCC84
ICS84325EM 250 MHz, OTHER CLOCK GENERATOR, PDSO24
ICS84427BM 625 MHz, OTHER CLOCK GENERATOR, PDSO24
相关代理商/技术参数
参数描述
IV-811MX 制造商:Digital ID View 功能描述:8 CH H.264 DVR USB REMOTENO HDD 制造商:DIGITAL IDVIEW 功能描述:8 CH H.264 DVR USB REMOTE NO HDD
IV-811Z-960H-1000 制造商:Digital ID View 功能描述:8-Channel 960H i-Cloud Series DVR with 1TB HDD
IV-811Z-960H-500 制造商:Digital ID View 功能描述:8-Channel 960H i-Cloud Series DVR with 500GB HDD 制造商:DIGITAL IDVIEW 功能描述:8-CHNL ICLOUD 960H DVR 500GB HDD HDMI OUT
IV-811ZAECO-1000 制造商:Digital ID View 功能描述:8 Ch H.264 DVR D1 1Tbb Dvd
IV-811ZAECO-500 制造商:Digital ID View 功能描述:8 Ch H.264 DVR D1 500GB Dvd