- 您现在的位置：买卖IC网 > PDF目录299245 > K7A163280A-QI16 512K X 32 CACHE SRAM, 3.5 ns, PQFP100 PDF资料下载
参数资料
| 型号： | K7A163280A-QI16 |
| 元件分类： | SRAM |
| 英文描述： | 512K X 32 CACHE SRAM, 3.5 ns, PQFP100 |
| 封装： | 14 X 20 MM, TQFP-100 |
| 文件页数： | 2/18页 |
| 文件大小： | 473K |
| 代理商： | K7A163280A-QI16 |
512Kx36/x32 & 1Mx18 Synchronous SRAM
- 10 -
Rev 0.2
Dec 2001
K7A161880A
K7A163280A
Preliminary
K7A163680A
Output Load(B),
(for tLZC, tLZOE, tHZOE & tHZC)
Dout
1000
5pF*
+1.8V
1000
Fig. 1
* Including Scope and Jig Capacitance
Output Load(A)
Dout
Zo=50
RL=50
VL=VDDQ/2
AC TIMING CHARACTERISTICS(VDD=1.8V+0.15V/-0.10V, TA=0
°C to +70°C)
Notes : 1. The above parameters are also guaranteed at industrial temperature range.
2. All address inputs must meet the specified setup and hold times for all rising clock edges whenever ADSC and/or ADSP is sampled low and CS
is sampled low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.
3. Both chip selects must be active whenever ADSC or ADSP is sampled low in order for the this device to remain enabled.
4. ADSC or ADSP must not be asserted for at least 2 Clock after leaving ZZ state.
Parameter
Symbol
-25
-22
-20
-16
-14
Unit
MIN
MAX
Min
Max
MIN
MAX
Min
Max
Min
Max
Cycle Time
tCYC
4.0
-
4.4
-
5.0
-
6.0
-
7.2
-
ns
Clock Access Time
tCD
-
2.6
-
2.8
-
3.1
-
3.5
-
4.0
ns
Output Enable to Data Valid
tOE
-
2.6
-
2.8
-
3.1
-
3.5
-
4.0
ns
Clock High to Output Low-Z
tLZC
0
-
0
-
0
-
0
-
0
-
ns
Output Hold from Clock High
tOH
1.5
-
1.5
-
1.5
-
1.5
-
1.5
-
ns
Output Enable Low to Output Low-Z
tLZOE
0
-
0
-
0
-
0
-
0
-
ns
Output Enable High to Output High-Z
tHZOE
-
2.6
-
2.8
-
3.0
-
3.0
-
3.5
ns
Clock High to Output High-Z
tHZC
1.5
2.6
1.5
2.8
1.5
3.0
1.5
3.0
1.5
3.5
ns
Clock High Pulse Width
tCH
1.7
-
1.8
-
2.0
-
2.1
-
2.5
-
ns
Clock Low Pulse Width
tCL
1.7
-
1.8
-
2.0
-
2.1
-
2.5
-
ns
Address Setup to Clock High
tAS
1.2
-
1.4
-
1.4
-
1.5
-
1.5
-
ns
Address Status Setup to Clock High
tSS
1.2
-
1.4
-
1.4
-
1.5
-
1.5
-
ns
Data Setup to Clock High
tDS
1.2
-
1.4
-
1.4
-
1.5
-
1.5
-
ns
Write Setup to Clock High (GW, BW, WEX)
tWS
1.2
-
1.4
-
1.4
-
1.5
-
1.5
-
ns
Address Advance Setup to Clock High
tADVS
1.2
-
1.4
-
1.4
-
1.5
-
1.5
-
ns
Chip Select Setup to Clock High
tCSS
1.2
-
1.4
-
1.4
-
1.5
-
1.5
-
ns
Address Hold from Clock High
tAH
0.3
-
0.4
-
0.4
-
0.5
-
0.5
-
ns
Address Status Hold from Clock High
tSH
0.3
-
0.4
-
0.4
-
0.5
-
0.5
-
ns
Data Hold from Clock High
tDH
0.3
-
0.4
-
0.4
-
0.5
-
0.5
-
ns
Write Hold from Clock High (GW, BW, WEX)
tWH
0.3
-
0.4
-
0.4
-
0.5
-
0.5
-
ns
Address Advance Hold from Clock High
tADVH
0.3
-
0.4
-
0.4
-
0.5
-
0.5
-
ns
Chip Select Hold from Clock High
tCSH
0.3
-
0.4
-
0.4
-
0.5
-
0.5
-
ns
ZZ High to Power Down
tPDS
2
-
2
-
2
-
2
-
2
-
cycle
ZZ Low to Power Up
tPUS
2
-
2
-
2
-
2
-
2
-
cycle
30pF*
相关PDF资料 |
PDF描述 |
|---|---|
| K7A403601A-QC140 | 128K X 36 CACHE SRAM, 4 ns, PQFP100 |
| K85X-AA-15P-K30 | 15 CONTACT(S), MALE, D SUBMINIATURE CONNECTOR, SOLDER, PLUG |
| K85X-AA-15P-KJ15 | 15 CONTACT(S), MALE, D SUBMINIATURE CONNECTOR, SOLDER, PLUG |
| K85X-AA-15P-KJ30 | 15 CONTACT(S), MALE, D SUBMINIATURE CONNECTOR, SOLDER, PLUG |
| K85X-AA-15P-KJ | 15 CONTACT(S), MALE, D SUBMINIATURE CONNECTOR, SOLDER, PLUG |
相关代理商/技术参数 |
参数描述 |
|---|---|
| K7A163600A | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:512Kx36 & 1Mx18 Synchronous SRAM |
| K7A163600AQC14 | 制造商:Samsung Semiconductor 功能描述: |
| K7A163600A-QC16000 | 制造商:Samsung Semiconductor 功能描述: |
| K7A163600A-QC25000 | 制造商:Samsung Semiconductor 功能描述: |
| K7A163600MQC14 | 制造商:Samsung Semiconductor 功能描述: |
发布紧急采购，3分钟左右您将得到回复。