- 您现在的位置：买卖IC网 > PDF目录296260 > K8S1215EZC-SC1C0 32M X 16 FLASH 1.8V PROM, 100 ns, PBGA64 PDF资料下载
参数资料
| 型号： | K8S1215EZC-SC1C0 |
| 元件分类： | PROM |
| 英文描述： | 32M X 16 FLASH 1.8V PROM, 100 ns, PBGA64 |
| 封装： | 9 X 11 MM, 1 MM HEIGHT, 0.50 MM PITCH, LEAD FREE, FBGA-64 |
| 文件页数： | 40/83页 |
| 文件大小： | 1511K |
| 代理商： | K8S1215EZC-SC1C0 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页当前第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页
- 45 -
K8S1215E(T/B/Z)C
datasheet NOR FLASH MEMORY
Rev. 1.1
20.0 Crossing of First Word Boundary in Burst Read Mode
The additional clock insertion for word boundary is needed only at the first crossing of word boundary. This means that no additional clock cycle is needed
from 2nd word boundary crossing to the end of continuous burst read. Also, the number of additional clock cycle for the first word boundary can vary from
zero to thirteen cycles, and the exact number of additional clock cycle depends on the starting address of burst read and programmable wait state set-
tings.
For example, if the starting address is 16N+15 (the worst case) and programmable wait state setting(A14~A11) is "0011" (which means data is valid on
the 7th active CLK edge after AVD transition to Vih), six additional clock cycle is needed.
Similarly, if the starting address is 16N+15 (the worst case) and programmable wait state setting(A14~A11) is "0010" (which means data is valid on the 6th
active CLK edge after AVD transition to Vih), five additional clock cycle is needed.
Below table shows the starting address vs. additional clock cycles for first word boundary.
Starting Address vs. Additional Clock Cycles for first word boundary
NOTE :
1) Address bit A14~A11 means the programmable wait state on burst mode configuration register. Refer to Table 10.
Srarting
Address Group
for
Burst Read
The Residue of
(Address/16)
LSB Bits
of Address
Additional Clock Cycles for First Word Boundary 1)
A14~A11 "0000"
Valid data : 4th CLK
A14~A11 "0001"
Valid data : 5th CLK
A14~A11 "0010"
Valid data : 6th CLK
...
A14~A11 "1010"
Valid data : 14th CLK
16N
0
0000
0 cycle
...
0 cycle
16N+1
1
0001
0 cycle
...
0 cycle
16N+2
2
0010
0 cycle
...
0 cycle
16N+3
3
0011
0 cycle
...
1 cycle
16N+4
4
0100
0 cycle
...
2 cycle
16N+5
5
0101
0 cycle
...
3 cycle
16N+6
6
0110
0 cycle
...
4 cycle
16N+7
7
0111
0 cycle
...
5 cycle
16N+8
8
1000
0 cycle
...
6 cycle
16N+9
9
1001
0 cycle
...
7 cycle
16N+10
10
1010
0 cycle
...
8 cycle
16N+11
11
1011
0 cycle
1 cycle
...
9 cycle
16N+12
12
1100
0 cycle
1 cycle
2 cycle
...
10 cycle
16N+13
13
1101
1 cycle
2 cycle
3 cycle
...
11 cycle
16N+14
14
1110
2 cycle
3 cycle
4 cycle
...
12 cycle
16N+15
15
1111
3 cycle
4 cycle
5 cycle
...
13 cycle
相关PDF资料 |
PDF描述 |
|---|---|
| K8S5515ETC-SC1E0 | 16M X 16 FLASH 1.8V PROM, 100 ns, PBGA44 |
| K9E2G08U0M-YIB00 | 256M X 8 FLASH 2.7V PROM, 30 ns, PDSO48 |
| KA-59-281 | TNC CONNECTOR, PLUG |
| KA-91-02 | RF STRAIGHT ADAPTER |
| KA-91-16 | RF TEE ADAPTER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| K8S2815ETE | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:128Mb E-die NOR FLASH |
| K8S5615ETC | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:256Mb C-die NOR Flash |
| K8S6415EBB-DC7C | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:64M Bit (4M x16) Muxed Burst , Multi Bank NOR Flash Memory |
| K8S6415EBB-DE7C | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:64M Bit (4M x16) Muxed Burst , Multi Bank NOR Flash Memory |
| K8S6415EBB-FC7C | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:64M Bit (4M x16) Muxed Burst , Multi Bank NOR Flash Memory |
发布紧急采购，3分钟左右您将得到回复。