- 您现在的位置：买卖IC网 > PDF目录296260 > K8S1215EZC-SC1C0 32M X 16 FLASH 1.8V PROM, 100 ns, PBGA64 PDF资料下载
参数资料
| 型号： | K8S1215EZC-SC1C0 |
| 元件分类： | PROM |
| 英文描述： | 32M X 16 FLASH 1.8V PROM, 100 ns, PBGA64 |
| 封装： | 9 X 11 MM, 1 MM HEIGHT, 0.50 MM PITCH, LEAD FREE, FBGA-64 |
| 文件页数： | 5/83页 |
| 文件大小： | 1511K |
| 代理商： | K8S1215EZC-SC1C0 |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页
- 13 -
K8S1215E(T/B/Z)C
datasheet NOR FLASH MEMORY
Rev. 1.1
NOTE :
1) RA : Read Address, PA : Program Address, RD : Read Data, PD : Program Data, BA : Block Address (A24 ~ A14),
DA : Bank Address (A24 ~ A21)
ABP : Address of the block to be protected or unprotected, DI :Die revision ID, CR : Configuration Register Setting,
WBL : Write Buffer Location, WC : Word Count
2) The 4th cycle data of autoselect mode and RD are output data. The others are input data.
3) Data bits DQ15–DQ8 are don’t care in command sequences, except for RD, PD, WC and Device ID.
4) Unless otherwise noted, address bits A24–A11 are don’t cares.
5) The reset command is required to return to read mode.
If a bank entered the autoselect mode during the erase suspend mode, writing the reset command returns that bank to the erase suspend mode.
If a bank entered the autoselect mode during the program suspend mode, writing the reset command returns that bank to the program suspend mode.
If DQ5 goes high during the program or erase operation, writing the reset command returns that bank to read mode or erase suspend mode if that
bank was in erase suspend mode.
6) The 3rd and 4th cycle bank address of autoselect mode must be same.
Device ID Data : Top(3010H), Bottom(3011H), Uniform(3012H)
7) Normal Block Protection Verify : 00H for an unprotected block and 01H for a protected block.
OTP Block Protect verify (with OTP Block Address after Entering OTP Block) : 00H for unlocked, and 01H for locked.
8) 0H for handshaking, 1H for non-handshaking
9) The unlock bypass command sequence is required prior to this command sequence.
10) The system may read and program in non-erasing blocks when in the erase suspend mode.
The system may enter the autoselect mode when in the erase suspend mode.
The erase suspend command is valid only during a block erase operation, and requires the bank address.
11) The erase/program resume command is valid only during the erase/program suspend mode, and requires the bank address.
12) This mode is used only to enable Data Read by suspending the Program operation.
13) Set ABP (Address of the block to be protected or unprotected) as either A6 = VIH, A1 = VIH and A0 = VIL for unprotected or A6 = VIL, A1 = VIH
and A0 = VIL for protected.
14) Command is valid when the device is in Read mode or Autoselect mode.
15) For Buffer Program, Firstly Enter "Write to Buffer" Command sequence and then Enter Block Address and Word Count which is the number of word
data will be programmed. Word Count is smaller than the number of data wanted to program by one, Example if 15 words are wanted to program
then WC (Word Count) is 14. After Entering Command, Enter PA/PD’s (Program Addresses/ Program Data). Finally Enter "Program buffer to Flash"
Command sequence, This starts a buffer program operation. This Device supports 512-word Buffer Program.
There is some caution points.
- The number of PA/PD’s which are entered must be same to WC+1
- PA’s which are entered must be same A24~A9 address bits because Buffer Address is A24~A9 address and decided by PA entered firstly.
- If PA which are entered isn’t same Buffer Address, then PA/PD which is entered may be ignored and this buffer programming operation is aborted.
To return to normal operation, hardware reset or "Write to Buffer Abort Reset" command is issued.
- Overwrite for program buffer is also prohibited.
16) Command sequence resets device for next command after aborted write-to-buffer operation.
17) See "Set Burst Mode Configuration Register" for details.
18) On the third cycle, the data should be "C0h", address bits A10-A0 should be 101_0101_0101b, and address bits A21-A11 set the code to be latched.
19) On the third cycle, the data should be "C5h", address bits A10-A0 should be 101_0101_0101b, and address bits A21-A11 set the code to be latched.
20) After software reset and write to buffer abort reset command, min. 5us recovery time is needed for normal read mode.
Command Definitions
Cycle
1st Cycle
2nd Cycle
3rd Cycle
4th Cycle
5th Cycle
6th Cycle
Write to Buffer 15)
Add
3
555H
2AAH
BA
PA
WBL
Data
AAH
55H
25H
WC
PD
Program buffer to Flash 15)
Add
1
BA
Data
29H
Write to Buffer Abort Reset 16),20)
Add
3
555H
2AAH
XXX
Data
AAH
55H
F0H
Set Burst Mode Configuration Register 17),18)
Add
3
555H
2AAH
NOTE 18
Data
AAH
55H
C0H
Set Extended Configuration Register 17),19)
Add
3
555H
2AAH
NOTE 19
Data
AAH
55H
C5H
Enter OTP Block Region
Add
3
555H
2AAH
XXX
Data
AAH
55H
70H
Exit OTP Block Region
Add
4
555H
2AAH
555H
XXX
Data
AAH
55H
75H
00H
相关PDF资料 |
PDF描述 |
|---|---|
| K8S5515ETC-SC1E0 | 16M X 16 FLASH 1.8V PROM, 100 ns, PBGA44 |
| K9E2G08U0M-YIB00 | 256M X 8 FLASH 2.7V PROM, 30 ns, PDSO48 |
| KA-59-281 | TNC CONNECTOR, PLUG |
| KA-91-02 | RF STRAIGHT ADAPTER |
| KA-91-16 | RF TEE ADAPTER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| K8S2815ETE | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:128Mb E-die NOR FLASH |
| K8S5615ETC | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:256Mb C-die NOR Flash |
| K8S6415EBB-DC7C | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:64M Bit (4M x16) Muxed Burst , Multi Bank NOR Flash Memory |
| K8S6415EBB-DE7C | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:64M Bit (4M x16) Muxed Burst , Multi Bank NOR Flash Memory |
| K8S6415EBB-FC7C | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:64M Bit (4M x16) Muxed Burst , Multi Bank NOR Flash Memory |
发布紧急采购，3分钟左右您将得到回复。