- 您现在的位置：买卖IC网 > PDF目录11575 > KSZ8862-16MQL-FX (Micrel Inc)IC SWITCH ETH 2P 16BIT 128PQFP PDF资料下载
参数资料
| 型号： | KSZ8862-16MQL-FX |
| 厂商： | Micrel Inc |
| 文件页数： | 65/125页 |
| 文件大小： | 0K |
| 描述： | IC SWITCH ETH 2P 16BIT 128PQFP |
| 标准包装： | 66 |
| 系列： | KSZ8862 |
| 控制器类型： | 以太网开关控制器 |
| 接口： | PCI |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 128-BFQFP |
| 供应商设备封装： | 128-PQFP（14x20） |
| 包装： | 托盘 |
| 产品目录页面： | 1081 (CN2011-ZH PDF) |
| 配用： | 576-1638-ND - BOARD EVALUATION KSZ8862-10FL 576-1637-ND - BOARD EVALUATION KSZ8862-100FX |
| 其它名称： | 576-3271 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页当前第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页
Micrel, Inc.
KSZ8862-16/32MQL
April 2007
44
M9999-040407-3.0
Figure 11 illustrates how the 802.1p priority field is embedded in the 802.1Q VLAN tag.
TCI
76
6
2
length
Data
FCS
2
46-1500
4
Tagged Packet Type
(8100 for Ethernet)
802
802....1
11
1p
pp
p
VLAN ID
Bytes
Bits
16
3
12
802.1q VLAN Tag
2
SA
VPID
Preamble
DA
1
CF
I
1
SFD
Figure 11. 802.1p Priority Field Format
802.1p-based priority is enabled by bit 5 of registers P1CR1, P2CR1, and P3CR1 for ports 1, 2, and the host port,
respectively.
The KSZ8862M provides the option to insert or remove the priority tagged frame's header at each individual egress port.
This header, consisting of the 2 bytes VLAN protocol ID (VPID) and the 2 bytes tag control information field (TCI), is also
referred to as the 802.1Q VLAN tag.
Tag insertion is enabled by bit 2 of registers P1CR1, P2CR1, and P3CR1 for ports 1, 2, and the host port, respectively.
At the egress port, untagged packets are tagged with the ingress port’s default tag. The default tags are programmed in
register sets P1VIDCR, P2VIDCR, and P3VIDCR for ports 1, 2 and the host port, respectively. The KSZ8862M does not
add tags to already tagged packets.
Tag removal is enabled by bit 1 of registers P1CR1, P2CR1, and P3CR1 for ports 1, 2, and the host port, respectively. At
the egress port, tagged packets will have their 802.1Q VLAN Tags removed. The KSZ8862M will not modify untagged
packets.
The CRC is recalculated for both tag insertion and tag removal.
802.1p priority field re-mapping is a QoS feature that allows the KSZ8862M to set the “User Priority Ceiling” at any
ingress port. If the ingress packet’s priority field has a higher priority value than the default tag’s priority field of the ingress
port, the packet’s priority field is replaced with the default tag’s priority field. The “User Priority Ceiling” is enabled by bit 3
of registers P1CR2, P2CR2, and P3CR2 for ports 1, 2, and the host port, respectively.
DiffServ-Based Priority
DiffServ-based priority uses the ToS registers shown in the Priority Control Registers section. The ToS priority control
registers implement a fully decoded, 128-bit Differentiated Services Code Point (DSCP) register to determine packet
priority from the 6-bit ToS field in the IP header. When the most significant 6 bits of the ToS field are fully decoded, the
resultant of the 64 possibilities is compared with the corresponding bits in the DSCP register to determine priority.
Rate Limiting Support
The KSZ8862M supports hardware rate limiting from 64 Kbps to 88 Mbps, independently on the “receive side” and on the
“transmit side” on a per port basis. For 10-base T, a rate setting above 10 Mbps means the rate is not limited. On the
receive side, the data receive rate for each priority at each port can be limited by setting up Ingress Rate Control
Registers. On the transmit side, the data transmit rate for each priority queue at each port can be limited by setting up
Egress Rate Control Registers. The size of each frame has options to include minimum IFG (Inter Frame Gap) or
Preamble byte, in addition to the data field (from packet DA to FCS).
相关PDF资料 |
PDF描述 |
|---|---|
| PIC16LF726-E/SO | IC PIC MCU FLASH 8KX14 28-SOIC |
| 0731010340 | BNC JACK VERTICAL PCB 75 OHM |
| V300A5C400BF | CONVERTER MOD DC/DC 5V 400W |
| V300A5C400BL3 | CONVERTER MOD DC/DC 5V 400W |
| PIC16LC620A-04/SS | IC MCU OTP 512X14 COMP 20SSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| KSZ8862-32MQL | 功能描述:以太网 IC 2-Port Ethernet Switch/Repeater + Generic (32-bit) bus interface. Fiber Capabilities on Port-1(Lead Free) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8862-32MQL-FX | 功能描述:以太网 IC 2-Port Ethernet Switch/Repeater + Generic (32-bit) bus interface. Fiber Capabilities on Port-1(Lead Free) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8862-MQL | 制造商:MICREL 制造商全称:Micrel Semiconductor 功能描述:2-Port Ethernet Switch with Non-PCI Interface and Fiber Support |
| KSZ8863FLL | 功能描述:以太网 IC 3-Port 10/100 Ethernet Switch with 1x FX Port and 1x TX Port (Lead Free) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8863FLL-EVAL | 功能描述:以太网开发工具 3-Port 10/100 Ethernet Switch with 1x FX Port and 1x TX Port - Evaluation Board RoHS:否 制造商:Micrel 产品:Evaluation Boards 类型:Ethernet Transceivers 工具用于评估:KSZ8873RLL 接口类型:RMII 工作电源电压: |
发布紧急采购，3分钟左右您将得到回复。