- 您现在的位置：买卖IC网 > PDF目录11575 > KSZ8862-16MQL-FX (Micrel Inc)IC SWITCH ETH 2P 16BIT 128PQFP PDF资料下载
参数资料
| 型号： | KSZ8862-16MQL-FX |
| 厂商： | Micrel Inc |
| 文件页数： | 71/125页 |
| 文件大小： | 0K |
| 描述： | IC SWITCH ETH 2P 16BIT 128PQFP |
| 标准包装： | 66 |
| 系列： | KSZ8862 |
| 控制器类型： | 以太网开关控制器 |
| 接口： | PCI |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 128-BFQFP |
| 供应商设备封装： | 128-PQFP（14x20） |
| 包装： | 托盘 |
| 产品目录页面： | 1081 (CN2011-ZH PDF) |
| 配用： | 576-1638-ND - BOARD EVALUATION KSZ8862-10FL 576-1637-ND - BOARD EVALUATION KSZ8862-100FX |
| 其它名称： | 576-3271 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页当前第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页
Micrel, Inc.
KSZ8862-16/32MQL
April 2007
5
M9999-040407-3.0
Aging...............................................................................................................................................................................29
Forwarding ......................................................................................................................................................................30
Switching Engine ............................................................................................................................................................32
MAC Operation ...............................................................................................................................................................32
Inter Packet Gap (IPG) ...................................................................................................................................................32
Back-Off Algorithm..........................................................................................................................................................32
Late Collision ..................................................................................................................................................................32
Legal Packet Size ...........................................................................................................................................................32
Flow Control....................................................................................................................................................................32
Half-Duplex Backpressure ..............................................................................................................................................32
Broadcast Storm Protection............................................................................................................................................33
Clock Generator..............................................................................................................................................................33
Bus Interface Unit (BIU)....................................................................................................................................................33
Asynchronous Interface ..................................................................................................................................................35
Synchronous Interface....................................................................................................................................................36
Summary.........................................................................................................................................................................36
BIU Implementation Principles........................................................................................................................................37
Queue Management Unit (QMU) ......................................................................................................................................38
Transmit Queue (TXQ) Frame Format ...........................................................................................................................38
Receive Queue (RXQ) Frame Format............................................................................................................................39
Advanced Switch Functions ............................................................................................................................................41
Spanning Tree Support...................................................................................................................................................41
IGMP Support .................................................................................................................................................................42
“IGMP” Snooping ........................................................................................................................................................42
“Multicast Address Insertion” in the Static MAC Table ...............................................................................................42
IPv6 MLD Snooping........................................................................................................................................................42
Port Mirroring Support ....................................................................................................................................................42
IEEE 802.1Q VLAN Support...........................................................................................................................................43
QoS Priority Support.......................................................................................................................................................43
Port-Based Priority..........................................................................................................................................................43
802.1p-Based Priority .....................................................................................................................................................43
DiffServ-Based Priority ...................................................................................................................................................44
Rate Limiting Support .....................................................................................................................................................44
MAC Filtering Function ...................................................................................................................................................45
Configuration Interface ...................................................................................................................................................45
EEPROM Interface .........................................................................................................................................................45
Loopback Support...........................................................................................................................................................46
Far-end Loopback ......................................................................................................................................................46
Near-end (Remote) Loopback ....................................................................................................................................46
CPU Interface I/O Registers .............................................................................................................................................48
I/O Registers ...................................................................................................................................................................48
Internal I/O Space Mapping ............................................................................................................................................49
Register Map: Switch and MAC/PHY...............................................................................................................................57
Bit Type Definition...........................................................................................................................................................57
Bank 0-63 Bank Select Register (0x0E): BSR (same location in all Banks) ..................................................................57
Bank 0 Base Address Register (0x00): BAR ..................................................................................................................57
Bank 0 QMU RX Flow Control High Watermark Configuration Register (0x04): QRFCR..............................................57
Bank 0 Bus Error Status Register (0x06): BESR............................................................................................................58
Bank 0 Bus Burst Length Register (0x08): BBLR...........................................................................................................58
Bank 1 Reserved ............................................................................................................................................................58
Bank 2 Host MAC Address Register Low (0x00): MARL ...............................................................................................58
Bank 2 Host MAC Address Register Middle (0x02): MARM ..........................................................................................59
Bank 2 Host MAC Address Register High (0x04): MARH ..............................................................................................59
Bank 3 On-Chip Bus Control Register (0x00): OBCR ....................................................................................................59
Bank 3 EEPROM Control Register (0x02): EEPCR .......................................................................................................60
相关PDF资料 |
PDF描述 |
|---|---|
| PIC16LF726-E/SO | IC PIC MCU FLASH 8KX14 28-SOIC |
| 0731010340 | BNC JACK VERTICAL PCB 75 OHM |
| V300A5C400BF | CONVERTER MOD DC/DC 5V 400W |
| V300A5C400BL3 | CONVERTER MOD DC/DC 5V 400W |
| PIC16LC620A-04/SS | IC MCU OTP 512X14 COMP 20SSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| KSZ8862-32MQL | 功能描述:以太网 IC 2-Port Ethernet Switch/Repeater + Generic (32-bit) bus interface. Fiber Capabilities on Port-1(Lead Free) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8862-32MQL-FX | 功能描述:以太网 IC 2-Port Ethernet Switch/Repeater + Generic (32-bit) bus interface. Fiber Capabilities on Port-1(Lead Free) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8862-MQL | 制造商:MICREL 制造商全称:Micrel Semiconductor 功能描述:2-Port Ethernet Switch with Non-PCI Interface and Fiber Support |
| KSZ8863FLL | 功能描述:以太网 IC 3-Port 10/100 Ethernet Switch with 1x FX Port and 1x TX Port (Lead Free) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8863FLL-EVAL | 功能描述:以太网开发工具 3-Port 10/100 Ethernet Switch with 1x FX Port and 1x TX Port - Evaluation Board RoHS:否 制造商:Micrel 产品:Evaluation Boards 类型:Ethernet Transceivers 工具用于评估:KSZ8873RLL 接口类型:RMII 工作电源电压: |
发布紧急采购，3分钟左右您将得到回复。