收藏本站
参数资料
型号： KSZ8873FLL
厂商： Micrel Inc
文件页数： 48/115页
文件大小： 0K
描述： IC ETHERNET SW 3PORT 64LQFP
产品培训模块： KSZ8873 Ethernet Switches
特色产品： KSZ8873 Ethernet Switch Controller
标准包装： 160
控制器类型： 以太网开关控制器
接口： MII
电源电压： 1.8V，2.5V，3.3V
工作温度： 0°C ~ 70°C
安装类型： 表面贴装
封装/外壳： 64-LQFP
供应商设备封装： 64-LQFP（10x10）
包装： 托盘
其它名称： 576-3631
KSZ8873FLL-ND
Micrel, Inc.
KSZ8873MLL/FLL/RLL
September 20, 2013
38
Revision 1.6
802.1p Priority Field Re-Mapping is a QoS feature that allows the KSZ8873MLL/FLL/RLL to set the “User Priority
Ceiling” at any ingress port. If the ingress packet’s priority field has a higher priority value than the default tag’s priority
field of the ingress port, the packet’s priority field is replaced with the default tag’s priority field.
DiffServ-Based Priority
DiffServ-based priority uses the ToS registers (Registers 96 to 111) in the Advanced Control Registers section. The ToS
priority control registers implement a fully decoded, 64-bit Differentiated Services Code Point (DSCP) register to
determine packet priority from the 6-bit ToS field in the IP header. When the most significant 6 bits of the ToS field are
fully decoded, the resultant of the 64 possibilities is compared with the corresponding bits in the DSCP register to
determine priority.
Spanning Tree Support
To support spanning tree, port 3 is designated as the processor port.
The other ports (port 1 and port 2) can be configured in one of the five spanning tree states via “transmit enable”, “receive
enable” and “learning disable” register settings in Registers 18 and 34 for ports 1 and 2, respectively. Table 12 shows the
port setting and software actions taken for each of the five spanning tree states.
Table 12. Spanning Tree States
Disable State
Port Setting
Software Action
The port should not forward or
receive any packets. Learning
is disabled.
“transmit enable =
0, receive enable
= 0, learning
disable =1”
The processor should not send any packets to the port. The switch may still
send specific packets to the processor (packets that match some entries in
the “static MAC table” with “overriding bit” set) and the processor should
discard those packets. Address learning is disabled on the port in this state.
Blocking State
Port Setting
Software Action
Only packets to the processor
are forwarded. Learning is
disabled.
“transmit enable =
0, receive enable
= 0, learning
disable =1”
The processor should not send any packets to the port(s) in this state. The
processor should program the “Static MAC table” with the entries that it
needs to receive (for example, BPDU packets). The “overriding” bit should
also be set so that the switch will forward those specific packets to the
processor. Address learning is disabled on the port in this state.
Listening State
Port Setting
Software Action
Only packets to and from the
processor are forwarded.
Learning is disabled.
“transmit enable =
0, receive enable
= 0, learning
disable =1”
The processor should program the “Static MAC table” with the entries that it
needs to receive (for example, BPDU packets). The “overriding” bit should
be set so that the switch will forward those specific packets to the processor.
The processor may send packets to the port(s) in this state. See “Tail
Tagging Mode” for details. Address learning is disabled on the port in this
state.
Learning State
Port Setting
Software Action
Only packets to and from the
processor are forwarded.
Learning is enabled.
“transmit enable =
0, receive enable
= 0, learning
disable = 0”
The processor should program the “Static MAC table” with the entries that it
needs to receive (for example, BPDU packets). The “overriding” bit should
be set so that the switch will forward those specific packets to the processor.
The processor may send packets to the port(s) in this state. See “Tail
Tagging Mode” for details. Address learning is enabled on the port in this
state.
Forwarding State
Port Setting
Software Action
Packets are forwarded and
received normally. Learning is
enabled.
“transmit enable =
1, receive enable
= 1, learning
disable = 0”
The processor programs the “Static MAC table” with the entries that it needs
to receive (for example, BPDU packets). The “overriding” bit is set so that
the switch forwards those specific packets to the processor. The processor
can send packets to the port(s) in this state. See “Tail Tagging Mode” for
details. Address learning is enabled on the port in this state.
相关PDF资料
PDF描述
VI-B6J-IW-F1 CONVERTER MOD DC/DC 36V 100W
VI-B6H-IW-F2 CONVERTER MOD DC/DC 52V 100W
VI-B6F-IX-F4 CONVERTER MOD DC/DC 72V 75W
VI-B6F-IW-F2 CONVERTER MOD DC/DC 72V 100W
VI-B6D-IX-F1 CONVERTER MOD DC/DC 85V 75W
相关代理商/技术参数
参数描述
KSZ8873FLL-EVAL 功能描述:以太网开发工具 3-Port Fast Ethernet Switch with 2x FX Ports - Evaluation Board RoHS:否 制造商:Micrel 产品:Evaluation Boards 类型:Ethernet Transceivers 工具用于评估:KSZ8873RLL 接口类型:RMII 工作电源电压:
KSZ8873FLLI 功能描述:以太网 IC 3-Port Fast Ethernet Switch with 2x FX Ports (Industrial Grade) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray
KSZ8873MLL 功能描述:以太网 IC 3-Port Fast Ethernet Switch with 1x MII Interface - Lead Free RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray
KSZ8873MLL AM 功能描述:以太网 IC 3-Port 10/100 Ethernet Switch with 1x MII Interface (Automotive Grade, Lead Free) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray
KSZ8873MLL AM TR 功能描述:以太网 IC 3-Port 10/100 Ethernet Switch with 1x MII Interface (Automotive Grade, Lead Free) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*