参数资料
型号: LA4128ZC-75TN100E
厂商: Lattice Semiconductor Corporation
文件页数: 38/42页
文件大小: 0K
描述: IC CPLD 128MACROCELLS 100TQFP
标准包装: 90
系列: LA-ispMACH
可编程类型: 系统内可编程
最大延迟时间 tpd(1): 7.5ns
电压电源 - 内部: 1.7 V ~ 1.9 V
宏单元数: 128
输入/输出数: 64
工作温度: -40°C ~ 125°C
安装类型: 表面贴装
封装/外壳: 100-LQFP
供应商设备封装: 100-TQFP(14x14)
包装: 托盘
Lattice Semiconductor
LA-ispMACH 4000V/Z Automotive Family Data Sheet
5
Product Term Allocator
The product term allocator assigns product terms from a cluster to either logic or control applications as required
by the design being implemented. Product terms that are used as logic are steered into a 5-input OR gate associ-
ated with the cluster. Product terms that used for control are steered either to the macrocell or I/O cell associated
with the cluster. Table 3 shows the available functions for each of the ve product terms in the cluster. The OR gate
output connects to the associated I/O cell, providing a fast path for narrow combinatorial functions, and to the logic
allocator.
Table 3. Individual PT Steering
Cluster Allocator
The cluster allocator allows clusters to be steered to neighboring macrocells, thus allowing the creation of functions
with more product terms. Table 4 shows which clusters can be steered to which macrocells. Used in this manner,
the cluster allocator can be used to form functions of up to 20 product terms. Additionally, the cluster allocator
accepts inputs from the wide steering logic. Using these inputs, functions up to 80 product terms can be created.
Table 4. Available Clusters for Each Macrocell
Wide Steering Logic
The wide steering logic allows the output of the cluster allocator n to be connected to the input of the cluster alloca-
tor n+4. Thus, cluster chains can be formed with up to 80 product terms, supporting wide product term functions
and allowing performance to be increased through a single GLB implementation. Table 5 shows the product term
chains.
Product Term
Logic
Control
PT
n
Logic PT
Single PT for XOR/OR
PT
n+1
Logic PT
Individual Clock (PT Clock)
PT
n+2
Logic PT
Individual Initialization or Individual Clock Enable (PT Initialization/CE)
PT
n+3
Logic PT
Individual Initialization (PT Initialization)
PT
n+4
Logic PT
Individual OE (PTOE)
Macrocell
Available Clusters
M0
C0C1C2
M1
C0
C1
C2
C3
M2
C1
C2
C3
C4
M3
C2
C3
C4
C5
M4
C3
C4
C5
C6
M5
C4
C5
C6
C7
M6
C5
C6
C7
C8
M7
C6
C7
C8
C9
M8
C7
C8
C9
C10
M9
C8
C9
C10
C11
M10
C9
C10
C11
C12
M11
C10
C11
C12
C13
M12
C11
C12
C13
C14
M13
C12
C13
C14
C15
M14
C13
C14
C15
M15
C14
C15
相关PDF资料
PDF描述
ISPLSI 2096A-100LQN128 IC PLD ISP 96I/O 10NS 128PQFP
ASC08DTES CONN EDGECARD 16POS .100 EYELET
TAP106M016SRS CAP TANT 10UF 16V 20% RADIAL
VE-25D-EV-F3 CONVERTER MOD DC/DC 85V 150W
VE-B5P-CY-F4 CONVERTER MOD DC/DC 13.8V 50W
相关代理商/技术参数
参数描述
LA4128ZC-75TN128E 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:3.3V/1.8V In-System Programmable SuperFAST High Density PLDs
LA4128ZC-75TN144E 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:3.3V/1.8V In-System Programmable SuperFAST High Density PLDs
LA4128ZC-75TN44E 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:3.3V/1.8V In-System Programmable SuperFAST High Density PLDs
LA4128ZC-75TN48E 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:3.3V/1.8V In-System Programmable SuperFAST High Density PLDs
LA4128ZV-75TN100E 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:3.3V/1.8V In-System Programmable SuperFAST High Density PLDs