- 您现在的位置：买卖IC网 > PDF目录19790 > LAMXO640E-3FTN256E (Lattice Semiconductor Corporation)IC FPGA 640LUTS 256TQFP PDF资料下载
参数资料
| 型号： | LAMXO640E-3FTN256E |
| 厂商： | Lattice Semiconductor Corporation |
| 文件页数： | 17/77页 |
| 文件大小： | 0K |
| 描述： | IC FPGA 640LUTS 256TQFP |
| 标准包装： | 90 |
| 系列： | LA-MachXO |
| 可编程类型： | 系统内可编程 |
| 最大延迟时间 tpd(1)： | 4.9ns |
| 电压电源 - 内部： | 1.14 V ~ 1.26 V |
| 宏单元数： | 320 |
| 输入/输出数： | 159 |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 256-LBGA |
| 供应商设备封装： | 256-FTBGA（17x17） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页
2-21
Architecture
Lattice Semiconductor
LA-MachXO Automotive Family Data Sheet
with the rest of the system. These capabilities make the LA-MachXO ideal for many multiple power supply and
hot-swap applications.
Sleep Mode
The LA-MachXO “C” devices (VCC = 1.8/2.5/3.3V) have a sleep mode that allows standby current to be reduced
dramatically during periods of system inactivity. Entry and exit to Sleep mode is controlled by the SLEEPN pin.
During Sleep mode, the logic is non-operational, registers and EBR contents are not maintained, and I/Os are tri-
stated. Do not enter Sleep mode during device programming or conguration operation. In Sleep mode, power sup-
plies are in their normal operating range, eliminating the need for external switching of power supplies. Table 2-11
compares the characteristics of Normal, Off and Sleep modes.
Table 2-11. Characteristics of Normal, Off and Sleep Modes
SLEEPN Pin Characteristics
The SLEEPN pin behaves as an LVCMOS input with the voltage standard appropriate to the VCC supply for the
device. This pin also has a weak pull-up, along with a Schmidt trigger and glitch lter to prevent false triggering. An
external pull-up to VCC is recommended when Sleep Mode is not used to ensure the device stays in normal oper-
ation mode. Typically, the device enters sleep mode several hundred nanoseconds after SLEEPN is held at a valid
low and restarts normal operation as specied in the Sleep Mode Timing table. The AC and DC specications por-
tion of this data sheet shows a detailed timing diagram.
Oscillator
Every LA-MachXO device has an internal CMOS oscillator. The oscillator can be routed as an input clock to the
clock tree or to general routing resources. The oscillator frequency can be divided by internal logic. There is a ded-
icated programming bit to enable/disable the oscillator. The oscillator frequency ranges from 16MHz to 26MHz.
Conguration and Testing
The following section describes the conguration and testing features of the LA-MachXO automotive family of
devices.
IEEE 1149.1-Compliant Boundary Scan Testability
All LA-MachXO devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant test
access port (TAP). This allows functional testing of the circuit board, on which the device is mounted, through a
serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to
be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verication. The test
access port consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port shares its power supply with
one of the VCCIO Banks (LA-MachXO256: VCCIO1; LA-MachXO640: VCCIO2; LA-MachXO1200 and LA-
MachXO2280: VCCIO5) and can operate with LVCMOS3.3, 2.5, 1.8, 1.5, and 1.2 standards.
For more details on boundary scan test, please see information regarding additional technical documentation at
the end of this data sheet.
Characteristic
Normal
Off
Sleep
SLEEPN Pin
High
—
Low
Static Icc
Typical <10mA
0
Typical <100uA
I/O Leakage
<10A
<1mA
<10A
Power Supplies VCC/VCCIO/VCCAUX
Normal Range
0
Normal Range
Logic Operation
User Dened
Non Operational
Non operational
I/O Operation
User Dened
Tri-state
JTAG and Programming circuitry
Operational
Non-operational
EBR Contents and Registers
Maintained
Non-maintained
相关PDF资料 |
PDF描述 |
|---|---|
| LAMXO640C-3FTN256E | IC FPGA 640LUTS 256TQFP |
| TAP475M016SRW | CAP TANT 4.7UF 16V 20% RADIAL |
| MIC5237-3.3BU | IC REG LDO 3.3V .5A TO263 |
| LCMXO1200E-5M132C | IC PLD 1200LUTS 101I/O 132-BGA |
| MAX5900LAEUT+T | IC HOT-SWAP CONTROLLER SOT23-6 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LAMXO640E-3TN100E | 功能描述:CPLD - 复杂可编程逻辑器件 Auto Grade (AEC-Q100 ) MachXO640E RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100 |
| LAMXO640E-3TN144E | 功能描述:CPLD - 复杂可编程逻辑器件 Auto Grade (AEC-Q100 ) MachXO640E RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100 |
| LAMXO640LUTSC-3FTN256E | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:LA-MachXO Automotive Family Data Sheet |
| LAMXO640LUTSC-3FTN324E | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:LA-MachXO Automotive Family Data Sheet |
| LAMXO640LUTSC-3TN100E | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:LA-MachXO Automotive Family Data Sheet |
发布紧急采购，3分钟左右您将得到回复。