- 您现在的位置：买卖IC网 > PDF目录98001 > LMX2364TMX/NOPB (NATIONAL SEMICONDUCTOR CORP) PLL FREQUENCY SYNTHESIZER, 2600 MHz, PDSO24 PDF资料下载
参数资料
| 型号： | LMX2364TMX/NOPB |
| 厂商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分类： | PLL合成/DDS/VCOs |
| 英文描述： | PLL FREQUENCY SYNTHESIZER, 2600 MHz, PDSO24 |
| 封装： | TSSOP-24 |
| 文件页数： | 27/39页 |
| 文件大小： | 694K |
| 代理商： | LMX2364TMX/NOPB |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页当前第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页
Programming Description (Continued)
2.9 R6 REGISTER
Reg
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9876543210
DATA[20:0]
C2
C1
C0
R6
00
00000FE
0000000
PD_
M
OSC
MUX[3:0]
1
0
2.9.1 MUX[3:0] — Coltrol Word for the Ftest/LD Pin
The MUX[3:0] control word is used to determine the function of the Ftest/LD output pin. The pin can be setup as a general-
purpose CMOS TRI-STATE I/O pin, a digital filtered lock detect pin, an analog lock detect pin (push-pull or open drain output), or
used to view the output of the variousR&N dividers.
MUX[3:0]
Ftest/LD Output Pin Function
Output Type
0
Disabled
High Impedance
0
1
General Purpose I/O. Logic HIGH Output
Push-Pull
0
1
0
General Purpose I/O. Logic LOW Output
Push-Pull
0
1
RF & IF Analog Lock Detect (Width of
narrow low pulses determines lock)
Open-Drain
0
1
0
RF Analog Lock Detect (Width of narrow
low pulses determines lock)
Open-Drain
0
1
0
1
IF Analog Lock Detect (Width of narrow
low pulses determines lock)
Open-Drain
0
1
0
RF & IF Digital Lock Detect (High = Lock)
Push-Pull
0
1
RF Digital Lock Detect (High = Lock)
Push-Pull
1
0
IF Digital Lock Detect (High = Lock)
Push-Pull
1
0
1
RF & IF Analog Lock Detect (Width of
narrow low pulses determines lock)
Push-Pull
1
0
1
0
RF Analog Lock Detect (Width of narrow
low pulses determines lock)
Push-Pull
1
0
1
IF Analog Lock Detect (Width of narrow
low pulses determines lock)
Push-Pull
1
0
IF R Divider/2 (Output is divided by 2 to
simplify testing)
Push-Pull
1
0
1
IF N Divider/2 (Output is divided by 2 to
simplify testing)
Push-Pull
1
0
RF R Divider/2 (Output is divided by 2 to
simplify testing)
Push-Pull
1
RF N Divider/2 (Output is divided by 2 to
simplify testing)
Push-Pull
2.9.2 OSC — Single Resonator Mode
The OSC bit selects whether the oscillator input pins OSCinIF and OSCinRF drive the IF and RF R dividers separately or by a
common input signal path. When OSC is set to 0, the OSCinIF pin drives the IF R divider while the OSCinRF pin drives the RF
R divider. When the OSC bit is set to “1” the OSCinIF pin drives both the RF R and IF R counters. Note that setting the OSC mode
to “1” does not allow the use of a crystal. This part does not include the inverter for use in construction of a crystal oscillator.
2.9.3 PD_M — Power Down Mode
This bit determines if a power down event for either synthesizer will be handled synchronously or asynchronously with respect to
a charge pump event. Synchronous powerdown means that the PLL does not power down until the charge pump turns off.
Asynchronous powerdown means that the PLL powers down, regardless of the charge pump state. When set to one,
synchronous mode is enabled. When set to 0, asynchronous mode is enabled. The setting of this bit applies to both the RF & IF
synthesizers.
2.9.4 FE — Fractional Compensation Enable
For integer mode (RF_OM=0) mode, this bit should always be set to 0. For fractional mode (RF_OM = 1), this bit should be set
to 1 for the best fractional spurs. However, there may be applications using fractional mode where it would be beneficial to set
this bit to 0. Disabling this bit will drastically degrade the fractional spurs, but will also result in a small improvement in phase
noise, which may be practical for some applications.
FE
Fractional
Compensation
Circuitry
Integer
Mode
Fractional Mode
Approximate Spur
Improvement
Approximate Phase
Noise
Degradation
0
Disabled
Default State
0 dB
1
Enabled
Illegal State
20 dB
7 dB
LMX2364
www.national.com
33
相关PDF资料 |
PDF描述 |
|---|---|
| LMX2372MDC | PLL FREQUENCY SYNTHESIZER, 1200 MHz, UUC |
| LMX2531LQ1500EX | PLL FREQUENCY SYNTHESIZER, 80 MHz, QCC36 |
| LMZ12003EXTTZX | SWITCHING REGULATOR, 1000 kHz SWITCHING FREQ-MAX, PSSO7 |
| LMZ12003EXTTZ | SWITCHING REGULATOR, 1000 kHz SWITCHING FREQ-MAX, PSSO7 |
| LMZ12003EXTTZE | SWITCHING REGULATOR, 1000 kHz SWITCHING FREQ-MAX, PSSO7 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LMX2370 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:PLLatinum⑩ Dual Frequency Synthesizer for RF Personal Communications |
| LMX2370SLBX | 功能描述:IC FREQ SYNTH DUAL 24LAMINATECSP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:PLLatinum™ 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:* |
| LMX2370SLDX | 功能描述:IC FREQ SYNTH DUAL 24LAMINATECSP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:PLLatinum™ 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:* |
| LMX2370TM | 功能描述:IC FREQ SYNTH DL 2.5GHZ 20TSSOP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:PLLatinum™ 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:* |
| LMX2370TMX | 功能描述:IC FREQ SYNTH DL 2.5GHZ 20-TSSOP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:PLLatinum™ 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:* |
发布紧急采购，3分钟左右您将得到回复。