- 您现在的位置：买卖IC网 > PDF目录14461 > LT1425IS#PBF (Linear Technology)IC REG FLYBK ISOLATED .2A 16SOIC PDF资料下载
参数资料
| 型号： | LT1425IS#PBF |
| 厂商： | Linear Technology |
| 文件页数： | 8/20页 |
| 文件大小： | 0K |
| 描述： | IC REG FLYBK ISOLATED .2A 16SOIC |
| 标准包装： | 50 |
| 类型： | 回扫，隔离 |
| 输出数： | 1 |
| 输入电压： | 2.8 V ~ 20 V |
| PWM 型： | 电流模式 |
| 频率 - 开关： | 285kHz |
| 电流 - 输出： | 200mA |
| 同步整流器： | 无 |
| 工作温度： | -40°C ~ 100°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-SOIC（0.154"，3.90mm 宽） |
| 包装： | 管件 |
| 供应商设备封装： | 16-SOIC |
| 产品目录页面： | 1327 (CN2011-ZH PDF) |
LT1425
OPERATIO N
α FLBK = or,
) ) ) )
V FLBK = V BG
) ) ) )
R FB N SP
α
R REF
V FLBK = OUT
Within the dashed lines in the Block Diagram can be found
the R REF , R FB and R OCOMP resistors. They are external
resistors on the user-programmable LT1425. The capaci-
tor connected to the R CCOMP pin is also external.
The LT1425 operates much the same as traditional current
mode switchers, the major difference being a different
type of error amplifier which derives its feedback informa-
tion from the flyback pulse. Due to space constraints, this
discussion will not reiterate the basics of current mode
switcher/controllers and isolated flyback converters. A
good source of information on these topics is LTC’s
Application Note 19.
ERROR AMPLIFIER—PSEUDO DC THEORY
Please refer to the simplified diagram of the Flyback Error
Amplifier. Operation is as follows: when output switch Q4
turns off, its collector voltage rises above the V IN rail. The
amplitude of this flyback pulse, i.e., the difference between
it and V IN , is given as:
V + V F + (I SEC )(ESR)
N SP
V F = D1 forward voltage
I SEC = Transformer secondary current
ESR = Total impedance of secondary circuit
N SP = Transformer effective secondary-to-primary
turns ratio
The flyback voltage is then converted to a current by the
action of R FB and Q1. Nearly all of this current flows
through resistor R REF to form a ground-referred voltage.
This is then compared to the internal bandgap reference by
the differential transistor pair Q2/Q3. The collector current
from Q2 is mirrored around and subtracted from fixed
current source I FXD at the V C pin. An external capacitor
integrates this net current to provide the control voltage to
set the current mode trip point.
The relatively high gain in the overall loop will then cause
the voltage at the R REF resistor to be nearly equal to the
bandgap reference V BG . (V BG is not present in final output
voltage setting equation. See Applications Information
section.) The relationship between V FLBK and V BG may
then be expressed as:
8
V V BG
R FB R REF
R FB 1
R REF α
α = Ratio of Q1 I C to I E
V BG = Internal bandgap reference
Combination with the previous V FLBK expression yields an
expression for V OUT , in terms of the internal reference,
programming resistors, transformer turns ratio and diode
forward voltage drop:
V OUT = V BG – V F – I SEC (ESR)
Additionally, it includes the effect of nonzero secondary
output impedance. See Load Compensation for details.
The practical aspects of applying this equation for V OUT are
found in the Applications Information section.
So far, this has been a pseudo-DC treatment of flyback
error amplifier operation. But the flyback signal is a pulse,
not a DC level. Provision must be made to enable the
flyback amplifier only when the flyback pulse is present.
This is accomplished by the dashed line connections to the
block labeled “ENABLE.” Timing signals are then required
to enable and disable the flyback amplifier.
ERROR AMPLIFIER —DYNAMIC THEORY
There are several timing signals that are required for
proper LT1425 operation. Please refer to the Timing
Diagram.
Minimum Output Switch ON Time
The LT1425 effects output voltage regulation via flyback
pulse action. If the output switch is not turned on at all,
there will be no flyback pulse, and output voltage informa-
tion is no longer available. This would cause irregular loop
response and start-up/latchup problems. The solution
chosen is to require the output switch to be on for an
absolute minimum time per each oscillator cycle. This in
turn establishes a minimum load requirement to maintain
相关PDF资料 |
PDF描述 |
|---|---|
| HBM24DSXN | CONN EDGECARD 48POS DIP .156 SLD |
| RBC30DRAH-S734 | CONN EDGECARD 60POS .100 R/A PCB |
| HCM24DSXH | CONN EDGECARD 48POS DIP .156 SLD |
| HBM24DSXH | CONN EDGECARD 48POS DIP .156 SLD |
| HCM24DRXN | CONN EDGECARD 48POS DIP .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LT14-2-FP | 制造商:Thomas & Betts 功能描述:LT14-2 FOOD PROCESSINGOUTLET BOX 制造商:Thomas & Betts 功能描述:Fittings Gang Box 0.75inch Female Aluminum |
| LT1431 | 制造商:LINER 制造商全称:Linear Technology 功能描述:Synchronous Rectifier Driver for Forward Converters |
| LT1431_10 | 制造商:LINER 制造商全称:Linear Technology 功能描述:Programmable Reference |
| LT1431C | 制造商:LINER 制造商全称:Linear Technology 功能描述:Programmable Reference |
| LT1431CN8 | 功能描述:IC VREF SHUNT ADJ 8-PDIP RoHS:否 类别:集成电路 (IC) >> PMIC - 电压基准 系列:- 产品培训模块:Voltage Reference Basics 标准包装:100 系列:- 基准类型:旁路，精度 输出电压:4.096V 容差:±0.075% 温度系数:50ppm/°C 输入电压:- 通道数:1 电流 - 阴极:1µA 电流 - 静态:- 电流 - 输出:10mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOIC 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。