- 您现在的位置：买卖IC网 > PDF目录13936 > LT3501EFE#TRPBF (Linear Technology)IC REG BUCK ADJ 3A DL 20TSSOP PDF资料下载
参数资料
| 型号： | LT3501EFE#TRPBF |
| 厂商： | Linear Technology |
| 文件页数： | 11/30页 |
| 文件大小： | 0K |
| 描述： | IC REG BUCK ADJ 3A DL 20TSSOP |
| 标准包装： | 2,500 |
| 类型： | 降压（降压） |
| 输出类型： | 可调式 |
| 输出数： | 2 |
| 输出电压： | 0.8 V ~ 23.8 V |
| 输入电压： | 3.1 V ~ 25 V |
| PWM 型： | 电流模式 |
| 频率 - 开关： | 250kHz ~ 1.5MHz |
| 电流 - 输出： | 3A |
| 同步整流器： | 无 |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-TSSOP（0.173"，4.40mm 宽）裸露焊盘 |
| 包装： | 带卷 (TR) |
| 供应商设备封装： | 20-TSSOP-EP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
LT3501
BLOCK DIAGRAM
will be generated at the incoming frequency on the rising
edge of the synchronization pulse with switch 1 in phase
with the synchronization signal. In addition, the internal
slope compensation will be automatically adjusted to pre-
vent subharmonic oscillation during synchronization.
The two regulators are constant-frequency, current mode
step-down converters. Current mode regulators are con-
trolled by an internal clock and two feedback loops that
control the duty cycle of the power switch. In addition to
the normal error amplifier, there is a current sense amplifier
that monitors switch current on a cycle-by-cycle basis.
This technique means that the error amplifier commands
current to be delivered to the output rather than voltage.
A voltage fed system will have low phase shift up to the
resonant frequency of the inductor and output capacitor,
then an abrupt 180°, shift will occur. The current fed sys-
tem will have 90° phase shift at a much lower frequency,
but will not have the additional 90° shift until well beyond
the LC resonant frequency. This makes it much easier to
frequency compensate the feedback loop and also gives
much quicker transient response.
The Block Diagram in Figure 1 shows only one of the
switching regulators whose operation will be discussed
below. The additional regulator will operate in a similar
manner with the exception that its clock will be 180° out
of phase with the other regulator.
When, during power-up, the POR signal sets the soft-start
latch, both SS pins will be discharged to ground to ensure
proper start-up operation. When the SS pin voltage drops
below 80mV, the V C pin is driven low disabling switching
and the soft-start latch is reset. Once the latch is reset the
soft-start capacitor starts to charge with a typical value
of 3.25μA.
As the voltage rises above 80mV on the SS pin, the V C pin
will be driven high by the error amplifier. When the voltage
on the V C pin exceeds 0.7V, the clock set-pulse sets the
driver flip-flop which turns on the internal power NPN
switch. This causes current from V IN , through the NPN
switch, inductor and internal sense resistor, to increase.
When the voltage drop across the internal sense resistor
exceeds a predetermined level set by the voltage on the
V C pin, the flip-flop is reset and the internal NPN switch
is turned off. Once the switch is turned off the inductor
will drive the voltage at the SW pin low until the external
Schottky diode starts to conduct, decreasing the current
in the inductor. The cycle is repeated with the start of each
clock cycle. However, if the internal sense resistor voltage
exceeds the predetermined level at the start of a clock cycle,
the flip-flop will not be set resulting in a further decrease in
inductor current. Since the output current is controlled by
the V C voltage, output regulation is achieved by the error
amplifier continually adjusting the V C pin voltage.
The error amplifier is a transconductance amplifier that
compares the FB voltage to the lowest voltage present at
either the SS pin or an internal 0.8V reference. Compensa-
tion of the loop is easily achieved with a simple capacitor
or series resistor/capacitor from the V C pin to ground.
Since the SS pin is driven by a constant current source, a
single capacitor on the soft-start pin will generate controlled
linear ramp on the output voltage.
If the current demanded by the output exceeds the maxi-
mum current dictated by the V C pin clamp, the SS pin
will be discharged, lowering the regulation point until the
output voltage can be supported by the maximum current.
When overload is removed, the output will soft-start from
the overload regulation point.
V IN1 undervoltage detection or thermal shutdown will
set the soft-start latch, resulting in a complete soft-start
sequence.
The switch driver operates from either the V IN or BST volt-
age. An external diode and capacitor are used to generate
a drive voltage higher than V IN to saturate the output NPN
and maintain high efficiency. If the BST capacitor voltage
is sufficient, the switch is allowed to operate to 100% duty
cycle. If the boost capacitor discharges towards a level
insufficient to drive the output NPN, a BST pin compara-
tor forces a minimum cycle off-time, allowing the boost
capacitor to recharge.
A power good comparator with 30mV of hysteresis trips
at 90% of regulated output voltage. The PG output is an
open-collector NPN that is off when the output is in regu-
lation allowing a resistor to pull the PG pin to a desired
voltage.
3501fd
11
相关PDF资料 |
PDF描述 |
|---|---|
| MAX6730UTLD3+T | IC SUPERVISOR MPU W/WD SOT23-6 |
| MAX6731AUTWD3+T | IC SUPERVISOR MPU W/WD SOT23-6 |
| MAX6730AUTSD2+T | IC SUPERVISOR MPU W/WD SOT23-6 |
| MAX6730AUTSD3+T | IC SUPERVISOR MPU W/WD SOT23-6 |
| MAX6730AUTLD3+T | IC SUPERVISOR MPU W/WD SOT23-6 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| lt3501ife | 制造商:Linear Technology 功能描述:Conv DC-DC Dual Step Down 3.1V to 25V 20-Pin TSSOP EP |
| LT3501IFE#PBF | 功能描述:IC REG BUCK ADJ 3A DL 20TSSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 开关稳压器 系列:- 设计资源:Design Support Tool 标准包装:1 系列:- 类型:升压（升压） 输出类型:固定 输出数:1 输出电压:3V 输入电压:0.75 V ~ 2 V PWM 型:- 频率 - 开关:- 电流 - 输出:100mA 同步整流器:是 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SOT-23-5 细型，TSOT-23-5 包装:剪切带 (CT) 供应商设备封装:TSOT-23-5 其它名称:AS1323-BTTT-30CT |
| LT3501IFE#TRPBF | 功能描述:IC REG BUCK ADJ 3A DL 20TSSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 开关稳压器 系列:- 设计资源:Design Support Tool 标准包装:1 系列:- 类型:升压（升压） 输出类型:固定 输出数:1 输出电压:3V 输入电压:0.75 V ~ 2 V PWM 型:- 频率 - 开关:- 电流 - 输出:100mA 同步整流器:是 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SOT-23-5 细型，TSOT-23-5 包装:剪切带 (CT) 供应商设备封装:TSOT-23-5 其它名称:AS1323-BTTT-30CT |
| LT3502 | 制造商:LINER 制造商全称:Linear Technology 功能描述:1.1MHz/2.2MHz, 500mA Step-Down Regulators in 2mm × 2mm DFN and MS10 |
| LT3502AEDC#PBF | 制造商:Linear Technology 功能描述:Conv DC-DC Single Step Down 3V to 40V 8-Pin DFN EP 制造商:Linear Technology 功能描述:Conv DC-DC Single Step Down 3V to 40V 8-Pin DFN EP Bulk 制造商:Linear Technology 功能描述:BUCK SW REG 0.5A 2.2MHZ 8D 制造商:Linear Technology 功能描述:BUCK, SW REG, 0.5A, 2.2MHZ, 8DFN |
发布紧急采购，3分钟左右您将得到回复。