参数资料
型号: LTC4252A-2IMS
厂商: Linear Technology
文件页数: 24/36页
文件大小: 328K
描述: IC CTRLR HOTSWAP NEG VOLT 10MSOP
标准包装: 50
类型: 热交换控制器
应用: 通用
内部开关:
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 10-TFSOP,10-MSOP(0.118",3.00mm 宽)
供应商设备封装: 10-MSOP
包装: 管件
LTC4252-1/LTC4252-2
LTC4252A-1/LTC4252A-2
24
425212fe
For more information www.linear.com/LTC4252-1
applicaTions inForMaTion
Undervoltage Timing
In Figure 11 when UV pin drops below V
UVLO
 (time point?),
the LTC4252 shuts down with TIMER, SS and GATE all
pulling low. If current has been flowing, the SENSE pin
voltage decreases to zero as GATE collapses. When UV
recovers and clears V
UVHI
 (time point 2), an initial timer
cycle begins followed by a GATE start-up cycle.
V
IN
 Undervoltage Lockout Timing
The V
IN
 undervoltage lockout comparator, UVLO, has a
similar timing behavior as the UV pin timing except it looks
for V
IN
 < (V
LKO
  V
LKH
) to shut down and V
IN
 > V
LKO
 to
start. In an undervoltage lockout condition, both UV and
OV comparators are held off. When V
IN
 exits undervoltage
lockout, the UV and OV comparators are enabled.
Undervoltage Timing with Overvoltage Glitch
In Figure 12, both UV and OV pins are connected together.
When UV clears V
UVHI
 (time point 1), an initial timing
cycle starts. If the system bus voltage overshoots V
OVHI
 
as shown at time point 2, TIMER discharges. At time point
3, the supply voltage recovers and drops below the V
OVLO
 
threshold. The initial timing cycle restarts, followed by a
GATE start-up cycle.
Overvoltage Timing
During normal operation, if the OV pin exceeds V
OVHI
 as
shown at time point 1 of Figure 13, the TIMER and PWRGD
status are unaffected. Nevertheless, SS and GATE pull down
and the load is disconnected. At time point 2, OV recovers
and drops below the V
OVLO
 threshold. A GATE start-up
cycle begins. If the overvoltage glitch is long enough to
deplete the load capacitor, a full start-up cycle as shown
between time points 4 through 7 may occur.
Circuit Breaker Timing
In Figure 14a, the TIMER capacitor charges at 230礎 if
the SENSE pin exceeds V
CB
 but V
DRN
 is less than 5V . If
the SENSE pin drops below V
CB
 before TIMER reaches
UV
TIMER
GATE
SENSE
SS
DRAIN
PWRGD
5.8礎
58礎
5.8礎
5.8礎
58礎
UV DROPS BELOW V
UVLO
. GATE, SS AND TIMER ARE PULLED DOWN, PWRGD RELEASES
1
2
3 4 56    7   89
TIMER CLEARS V
TMRL
, CHECK GATE < V
GATEL
, SENSE < V
CB
 AND SS < 20 " V
OS
1011
425212 F11
UV CLEARS V
UVHI
, CHECK OV CONDITION, GATE < V
GATEL
, SENSE < V
CB
, SS < 20 " V
OS
 AND TIMER < V
TMRL
V
ACL
V
CB
230礎 + 8 " I
DRN
20 " V
OS
V
IN
  V
GATEH
V
DRNL
V
DRNCL
20 " (V
CB
 + V
OS
)
20 " (V
ACL
 + V
OS
)
V
GATEL
V
TMRL
V
TMRH
V
UVHI
V
UVLO
GATE
START-UP
INITIAL TIMING
Figure 11. Undervoltage Timing (All Waveforms Are Referenced to V
EE
)
相关PDF资料
PDF描述
GCJ216R72A152KA01D CAP CER 1500PF 100V 10% X7R 0805
F152K43Y5RN6TJ5R CAP CER 1500PF 1KV 10% RADIAL
MAX5024SASA+T IC REG LDO 3.3V/ADJ .15A 8-SOIC
VE-J1N-CW-B1 CONVERTER MOD DC/DC 18.5V 100W
F102K39Y5RN6TJ7R CAP CER 1000PF 1KV 10% RADIAL
相关代理商/技术参数
参数描述
LTC4252A-2IMS#PBF 功能描述:IC CNTRLR HOTSWAP NEGVOLT 10MSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:100 系列:- 类型:热插拔开关 应用:通用 内部开关:是 电流限制:可调 电源电压:9 V ~ 13.2 V 工作温度:-40°C ~ 150°C 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-TDFN-EP(3x3) 包装:管件
LTC4252A-2IMS#TR 功能描述:IC CTRLR HOTSWAP NEG VOLT 10MSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:100 系列:- 类型:热插拔开关 应用:通用 内部开关:是 电流限制:可调 电源电压:9 V ~ 13.2 V 工作温度:-40°C ~ 150°C 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-TDFN-EP(3x3) 包装:管件
LTC4252A-2IMS#TRPBF 功能描述:IC CNTRLR HOTSWAP NEGVOLT 10MSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:100 系列:- 类型:热插拔开关 应用:通用 内部开关:是 电流限制:可调 电源电压:9 V ~ 13.2 V 工作温度:-40°C ~ 150°C 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-TDFN-EP(3x3) 包装:管件
LTC4252A-2IMSPBF 制造商:LINER 制造商全称:Linear Technology 功能描述:Negative Voltage Hot Swap Controllers
LTC4252A-2IMSTR 制造商:LINER 制造商全称:Linear Technology 功能描述:Negative Voltage Hot Swap Controllers