参数资料
型号: LTC6946IUFD-3#PBF
厂商: Linear Technology
文件页数: 5/30页
文件大小: 0K
描述: IC INTEGER-N PLL W/VCO 28-QFN
软件下载: PLLWizard™
PLLWizard™, with .NET 2.0 installer
标准包装: 73
类型: 时钟/频率合成器(RF/IF),分数-N,整数-N,
PLL:
输入: 时钟
输出: 时钟
电路数: 1
比率 - 输入:输出: 1:1
差分 - 输入:输出: 是/是
频率 - 最大: 5.79GHz
除法器/乘法器: 是/是
电源电压: 3.15 V ~ 5.25 V
工作温度: -40°C ~ 105°C
安装类型: 表面贴装
封装/外壳: 28-WFQFN 裸露焊盘
供应商设备封装: 28-QFN(4x5)
包装: 管件
LTC6946
13
6946fa
divide ratio. See the Applications Information section for
the relationship between R and the fREF, fPFD, fVCO and
fRF frequencies.
PHASE/FREQUENCY DETECTOR (PFD)
The phase/frequency detector (PFD), in conjunction with
the charge pump, produces source and sink current pulses
proportional to the phase difference between the outputs
of the R and N dividers. This action provides the necessary
feedback to phase-lock the loop, forcing a phase align-
ment at the PFD’s inputs. The PFD may be disabled with
the CPRST bit which prevents UP and DOWN pulses from
being produced. See Figure 3 for a simplified schematic
of the PFD.
The BST bit should be set based upon the input signal level
to prevent the reference input buffer from saturating. See
Table 2 for recommended settings and the Applications
Information section for programming examples.
Table 1. FILT[1:0] Programming
FILT[1:0]
fREF
3
<20MHz
2NA
1
20MHz to 50MHz
0
>50MHz
Table 2. BST Programming
BST
VREF
1
<2.0VP-P
0
≥2.0VP-P
REFERENCE OUTPUT BUFFER
The reference output buffer produces a low noise square
wave with a noise floor of –155dBc/Hz (typical) at 10MHz.
Its output is low impedance, and produces 0dBm typical
output power into a 50Ω load at 10MHz. Larger output
swings will result if driving larger impedances. The out-
put is self-biased, and must be AC-coupled with a 22nF
capacitor (see Figure 2 for a simplified schematic). The
buffer may be powered down by using bit PDREFO found
in the serial port Power register h02.
2
REFO
VREFO
+
800Ω
6946 F02
Figure 2. Simplified REFO Interface Schematic
OPERATION
DQ
RST
N DIV
DQ
RST
CPRST
UP
DOWN
6946 F03
DELAY
R DIV
Figure 3. Simplified PFD Schematic
REFERENCE (R) DIVIDER
A 10-bit divider, R_DIV, is used to reduce the frequency
seen at the PFD. Its divide ratio R may be set to any
integer from 1 to 1023, inclusive. Use the RD[9:0] bits
found in registers h03 and h04 to directly program the R
LOCK INDICATOR
The lock indicator uses internal signals from the PFD to
measure phase coincidence between the R and N divider
output signals. It is enabled by setting the LKEN bit in
the serial port register h07, and produces both LOCK and
UNLOCK status flags, available through both the STAT
output and serial port register h00.
The user sets the phase difference lock window time,
tLWW, for a valid LOCK condition with the LKWIN[1:0] bits.
See Table 3 for recommended settings for different FPFD
frequencies and the Applications Information section for
examples.
相关PDF资料
PDF描述
X9429WV14IZ-2.7 IC XDCP SGL 64-TAP 10K 14-TSSOP
LTC6946IUFD-2#PBF IC INTEGER-N PLL W/VCO 28-QFN
VI-B44-IU-B1 CONVERTER MOD DC/DC 48V 200W
SY89429AJZ IC SYNTHESIZER FREQ PROGR 28PLCC
SY58038UMY TR IC MUX 8:1 PREC 1:2 LVPECL 44MLF
相关代理商/技术参数
参数描述
LTC6946-x 制造商:LINER 制造商全称:Linear Technology 功能描述:16-Bit, 20Msps Low Noise Dual ADC
LTC694C 制造商:LINER 制造商全称:Linear Technology 功能描述:Microprocessor Supervisory Circuits
LTC694C-3.3 制造商:LINER 制造商全称:Linear Technology 功能描述:3.3V Microprocessor Supervisory Circuits
LTC694CN-3.3 制造商:未知厂家 制造商全称:未知厂家 功能描述:Power Supply Supervisor
LTC694CN8 功能描述:IC MPU SUPERVISORY CIRCUIT 8-DIP RoHS:否 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 标准包装:1 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:开路漏极或开路集电极 复位:高有效 复位超时:- 电压 - 阀值:1.8V 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:6-TSOP(0.059",1.50mm 宽)5 引线 供应商设备封装:5-TSOP 包装:剪切带 (CT) 其它名称:NCP301HSN18T1GOSCT