- 您现在的位置：买卖IC网 > PDF目录9218 > LTC6946IUFD-3#PBF (Linear Technology)IC INTEGER-N PLL W/VCO 28-QFN PDF资料下载
参数资料
| 型号： | LTC6946IUFD-3#PBF |
| 厂商： | Linear Technology |
| 文件页数： | 8/30页 |
| 文件大小： | 0K |
| 描述： | IC INTEGER-N PLL W/VCO 28-QFN |
| 软件下载： | PLLWizard™ PLLWizard™, with .NET 2.0 installer |
| 标准包装： | 73 |
| 类型： | 时钟/频率合成器（RF/IF），分数-N，整数-N， |
| PLL： | 是 |
| 输入： | 时钟 |
| 输出： | 时钟 |
| 电路数： | 1 |
| 比率 - 输入:输出： | 1:1 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 5.79GHz |
| 除法器/乘法器： | 是/是 |
| 电源电压： | 3.15 V ~ 5.25 V |
| 工作温度： | -40°C ~ 105°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-WFQFN 裸露焊盘 |
| 供应商设备封装： | 28-QFN（4x5） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
LTC6946
16
6946fa
OPERATION
The VCO may be calibrated once the RD[9:0], ND[15:0],
and BD[3:0] bits are written. The reference frequency fREF
must also be present and stable at the REF± inputs.
A calibration cycle is initiated each time the CAL bit is written
to “1” (the bit is self-clearing). The calibration cycle takes
between 12 and 14 cycles of the B divider output.
VCO Automatic Level Control (ALC)
The VCO uses an internal automatic level control (ALC)
algorithm to maintain an optimal amplitude on the VCO
resonator, and thus optimal phase noise performance. The
user has several ALC configuration and status reporting
options as seen in Table 8.
Table 8. ALC Bit Descriptions
BIT
DESCRIPTION
ALCCAL
Auto Enable ALC During CAL Operation
ALCEN
Always Enable ALC (Overrides ALCCAL, ALCMON and
ALCULOK)
ALCHI
ALC Too High Flag (Resonator Amplitude Too High)
ALCLO
ALC Too Low Flag (Resonator Amplitude Too Low)
ALCMON
Enable ALC Monitoring for Status Flags Only; Does NOT
Enable Amplitude Control
ALCULOK
Auto Enable ALC when PLL Unlocked
Changes in the internal ALC output can cause extremely
small jumps in the VCO frequency. These jumps may be
acceptable in some applications but not in others. Use the
above table to choose when the ALC is active. The ALCHI
and ALCLO flags, valid only when the ALC is active or the
ALCMON bit is set, may be used to monitor the resonator
amplitude.
The ALC must be allowed to operate during or after a
calibration cycle. At least one of the ALCCAL, ALCEN or
ALCULOK bits must be set.
VCO (N) DIVIDER
The 16-bit N divider provides the feedback from the VCO
to the PFD. Its divide ratio N may be set to any integer
from 32 to 65535, inclusive. Use the ND[15:0] bits found
in registers h05 and h06 to directly program the N divide
ratio. See the Applications Information section for the
relationship between N and the fREF, fPFD, fVCO and fRF
frequencies.
OUTPUT (O) DIVIDER
The 3-bit O divider can reduce the frequency from the VCO
to extend the output frequency range. Its divide ratio O
may be set to any integer from 1 to 6, inclusive, outputting
a 50% duty cycle even with odd divide values. Use the
OD[2:0] bits found in register h08 to directly program the
0 divide ratio. See the Applications Information section
for the relationship between O and the fREF, fPFD, fVCO and
fRF frequencies.
RF OUTPUT BUFFER
The low noise, differential output buffer produces a dif-
ferential output power of –6dBm to 3dBm, settable with
bits RFO[1:0] according to Table 9. The outputs may be
combined externally, or used individually. Terminate any
unused output with a 50Ω resistor to VRF+.
Table 9. RFO[1:0] Programming
RFO[1:0}
PRF (Differential)
PRF (Single Ended)
0
–6dBm
–9dBm
1
–3dBm
–6dBm
2
0dBm
–3dBm
3
3dBm
0dBm
Each output is open collector with 136Ω pull-up resistors
to VRF+, easing impedance matching at high frequencies.
See Figure 6 for circuit details and the Applications Infor-
mation section for matching guidelines. The buffer may
be muted with either the OMUTE bit, found in register
h02, or by forcing the MUTE input low.
12
11
6946 F06
VRF
+
VRF
+
RF+
136Ω
RF–
MUTE
OMUTE
RFO[1:0]
9
MUTE
Figure 6. Simplified RF Interface Schematic
相关PDF资料 |
PDF描述 |
|---|---|
| X9429WV14IZ-2.7 | IC XDCP SGL 64-TAP 10K 14-TSSOP |
| LTC6946IUFD-2#PBF | IC INTEGER-N PLL W/VCO 28-QFN |
| VI-B44-IU-B1 | CONVERTER MOD DC/DC 48V 200W |
| SY89429AJZ | IC SYNTHESIZER FREQ PROGR 28PLCC |
| SY58038UMY TR | IC MUX 8:1 PREC 1:2 LVPECL 44MLF |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC6946-x | 制造商:LINER 制造商全称:Linear Technology 功能描述:16-Bit, 20Msps Low Noise Dual ADC |
| LTC694C | 制造商:LINER 制造商全称:Linear Technology 功能描述:Microprocessor Supervisory Circuits |
| LTC694C-3.3 | 制造商:LINER 制造商全称:Linear Technology 功能描述:3.3V Microprocessor Supervisory Circuits |
| LTC694CN-3.3 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Power Supply Supervisor |
| LTC694CN8 | 功能描述:IC MPU SUPERVISORY CIRCUIT 8-DIP RoHS:否 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 标准包装:1 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:开路漏极或开路集电极 复位:高有效 复位超时:- 电压 - 阀值:1.8V 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:6-TSOP（0.059"，1.50mm 宽）5 引线 供应商设备封装:5-TSOP 包装:剪切带 (CT) 其它名称:NCP301HSN18T1GOSCT |
发布紧急采购，3分钟左右您将得到回复。