- 您现在的位置：买卖IC网 > PDF目录369885 > LXT384LE Telecomm/Datacomm PDF资料下载
参数资料
| 型号： | LXT384LE |
| 元件分类： | 通信、网络模块及开发工具 |
| 英文描述： | Telecomm/Datacomm |
| 中文描述： | 电信/数据通信 |
| 文件页数： | 11/80页 |
| 文件大小： | 1112K |
| 代理商： | LXT384LE |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页
Octal T1/E1/J1 Transceiver
—
LXT384
Datasheet
11
Table 1. LXT384 Pin Description (Sheet 1 of 12)
Pin #
QFP
Ball #
PBGA
Symbol
I/O
1
Description
1
1
B2
B2
TPOS7
TDATA7
DI
DI
Transmit Positive Data Input.
Transmit Data Input.
2
B1
TCLK7
DI
Transmit Clock Input.
During normal operation TCLK is active, and
TPOS and TNEG are sampled on the falling edge of TCLK.
If TCLK is
Low, the output drivers enter a low power high-Z mode. If TCLK is High
for more than 16 clock cycles, the pulse shaping circuit is disabled and
the transmit output pulse widths are determined by the TPOS and
TNEG duty cycles.
When pulse shaping is disabled, it is possible to overheat and damage
the LXT384 device by leaving transmit inputs high continuously. For
example a programmable ASIC might leave all outputs high until it is
programmed. To prevent this, clock one of these signals: TPOS, TNEG,
TCLK or MCLK. Another solution is to set one of these signals low:
TPOS, TNEG, TCLK, or OE.
Note:
The TAOS generator uses MCLK as a timing reference. In order
to assure that the output frequency is within specification limits,
MCLK must have the applicable stability.
3
E3
LOS6
DO
Loss of Signal Output.
LOS output is High, indicating a loss of signal,
when the incoming signal has no transitions for a specified time interval.
The LOS condition is cleared and the output pin returns to Low when
the incoming signal has sufficient number of transitions in a specified
time interval (details in LOS functional description).
1. DI: Digital Input; DO: Digital Output; DI/O: Digital Bidirectional Port; AI: Analog Input; AO: Analog Output
S: Power Supply; N.C.: Not Connected.
TCLK
Operating Mode
Clocked
Normal operation
H
TAOS (if MCLK supplied)
H
Disable transmit pulse shaping (when
MCLK is not available)
L
Driver outputs enter tri-state
相关PDF资料 |
PDF描述 |
|---|---|
| LXT386BE | PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|BGA|160PIN|PLASTIC |
| LXT386LE | PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC |
| LXT388LE | PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC |
| LXT400JE | Hermetically Sealed, 3.3V, High Speed, High CMR, Logic Gate Optocoupler |
| LXT6155LE | Telecomm/Datacomm |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LXT386 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:QUAD T1/E1/J1 Transceiver |
| LXT386BE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|BGA|160PIN|PLASTIC |
| LXT386LE | 制造商:LEVEL1 功能描述: |
| LXT388LE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC |
| LXT400 | 制造商:LVL1 制造商全称:LVL1 功能描述:All Rate Extended Range Switched 56/DDS Transceiver |
发布紧急采购，3分钟左右您将得到回复。