Intel
LXT6155 155 Mbps SDH/SONET/ATM Transceiver
Datasheet
9
5
TAVCC
S
Transmit Analog Power Supply.
6
TDVCC
S
Transmit Digital Power Supply.
7
TSICLKP
DI
LVPECL
Transmit Serial Input Clock, positive and negative
.
Differential Transmit clocks at 155.52 MHz. These pins are
disabled when parallel mode is selected.
8
TSICLKN
9
TPOS
DI
LVPECL
Transmit Serial Input Data, positive and negative.
Differential
input data from an overhead terminator at 155.52 Mbps, clocked
in by TSICLK. These pins are disabled when parallel mode is
selected.
10
TNEG
11
TDGND
S
Transmit Digital Ground.
12
CS/MODE
DI
TTL
Chip Select Input, software mode
(HWSEL = High). Register
transactions through the
μ
P interface are initiated by the falling
edge of this signal.
Line Interface Mode, hardware mode
(HWSEL = Low). Sets
line interface mode to LVPECL (MODE = Low) or CMI (MODE =
High).
13
SCLK/SP
DI
TTL
Serial Clock Input, software mode
(HWSEL = High). Serial
Microprocessor uses this pin to clock in/out data. SCLK can be
from 0 to 4.096 MHz.
Serial/Parallel Select, hardware mode
(HWSEL = Low). When
SP = Low, serial systems interface is used. When SP = High, 8-
bit parallel system interface is used.
14
SDI/CIS
DI
TTL
Serial Input Data, software mode
(HWSEL = High). The serial
data is applied to this pin when the Intel
LXT6155 operates in
software mode. SDI is sampled on the rising edge of SCLK.
Clock Input Select, hardware mode
(HWSEL = Low). CIS sets
the reference clock for centering the Rx PLL. If CIS = Low, then
the Intel
LXT6155 uses the transmit input clock as the
reference. If CIS = High, then the Intel
LXT6155 uses the crystal
clock input (XTALIN) as the reference.
15
SDO/RIFE
DI/O
TTL
Serial Output Data, software mode
(HWSEL = High). The serial
data from the on-chip register is output on this pin in software
mode. Data output is valid on the rising edge of SCLK. This pin
goes to a high impedance state when the serial port is being
written to or when CS is High.
Receive Input Frame Enabler, hardware mode
(HWSEL =
Low). The frame detection option is available only in parallel
mode. If RIFE = Low, then the Intel
LXT6155 disables the frame
detection, and byte alignment. If RIFE = High, then the Intel
LXT6155 enables the frame detection, and outputs RPOD bytes
aligned to the SONET/SDH framer. This feature, if used, must be
enabled prior to applying data to Rtip/Rring.
Table 1. Intel
LXT6155 Pin Descriptions (Continued)
Pin #
Symbol
I/O
1
Type
2
Description
1. DI = Digital Input; DO = Digital Output; DI/O = Digital Input/Output; AI = Analog Input; AO = Analog Output; AI/O = Analog
Input/Output; S=Supply.
2. TTL = Transistor-to-Transistor Logic (5 V tolerant); LVPECL = Low-Voltage positive ECL.