参数资料
型号: M25PE10-VMP6P
厂商: 意法半导体
元件分类: DRAM
英文描述: 4 Mbit Uniform Sector, Serial Flash Memory
中文描述: 4兆位统一部门,串行闪存
文件页数: 33/60页
文件大小: 310K
代理商: M25PE10-VMP6P
M25PE20, M25PE10
Instructions
33/60
6.9
Page Write (PW)
The Page Write (PW) instruction allows Bytes to be written in the memory. Before it can be
accepted, a Write Enable (WREN) instruction must previously have been executed. After the
Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch
(WEL).
The Page Write (PW) instruction is entered by driving Chip Select (S) Low, followed by the
instruction code, three address Bytes and at least one data Byte on Serial Data Input (D).
The rest of the page remains unchanged if no power failure occurs during this write cycle.
The Page Write (PW) instruction performs a page erase cycle even if only one Byte is
updated.
If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data exceeding
the addressed page boundary roll over, and are written from the start address of the same
page (the one whose 8 least significant address bits (A7-A0) are all zero). Chip Select (S)
must be driven Low for the entire duration of the sequence.
The instruction sequence is shown in
Figure 16
.
If more than 256 Bytes are sent to the device, previously latched data are discarded and the
last 256 data Bytes are guaranteed to be written correctly within the same page. If less than
256 Data Bytes are sent to device, they are correctly written at the requested addresses
without having any effects on the other Bytes of the same page.
For optimized timings, it is recommended to use the Page Write (PW) instruction to write all
consecutive targeted Bytes in a single sequence versus using several Page Write (PW)
sequences with each containing only a few Bytes (see
Table 22: AC characteristics (50 MHz
operation, T9HX (0.11μm) process)
).
Chip Select (S) must be driven High after the eighth bit of the last data Byte has been
latched in, otherwise the Page Write (PW) instruction is not executed.
As soon as Chip Select (S) is driven High, the self-timed Page Write cycle (whose duration
is t
PW
) is initiated. While the Page Write cycle is in progress, the Status Register may be
read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is
1 during the self-timed Page Write cycle, and is 0 when it is completed. At some unspecified
time before the cycle is complete, the Write Enable Latch (WEL) bit is reset.
A Page Write (PW) instruction applied to a page that is Hardware Protected is not executed.
Any Page Write (PW) instruction, while an Erase, Program or Write cycle is in progress, is
rejected without having any effects on the cycle that is in progress.
相关PDF资料
PDF描述
M25PE10-VMP6TG 4 Mbit Uniform Sector, Serial Flash Memory
M25PE10-VMP6TP 4 Mbit Uniform Sector, Serial Flash Memory
M25PE20_07 4 Mbit Uniform Sector, Serial Flash Memory
M25PE20-VMN6G 4 Mbit Uniform Sector, Serial Flash Memory
M25PE20-VMN6P 4 Mbit Uniform Sector, Serial Flash Memory
相关代理商/技术参数
参数描述
M25PE10-VMP6TG 功能描述:IC FLASH 1MBIT 75MHZ 8VFQFPN RoHS:是 类别:集成电路 (IC) >> 存储器 系列:Forté™ 产品变化通告:Product Discontinuation 26/Apr/2010 标准包装:136 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 同步,DDR II 存储容量:18M(1M x 18) 速度:200MHz 接口:并联 电源电压:1.7 V ~ 1.9 V 工作温度:0°C ~ 70°C 封装/外壳:165-TBGA 供应商设备封装:165-CABGA(13x15) 包装:托盘 其它名称:71P71804S200BQ
M25PE10-VMP6TP 制造商:NUMONYX 制造商全称:Numonyx B.V 功能描述:1 and 2 Mbit, page-erasable serial Flash memories with byte alterability, 75 MHz SPI bus, standard pinout
M25PE16 制造商:NUMONYX 制造商全称:Numonyx B.V 功能描述:16-Mbit, page-erasable serial flash memory with byte-alterability, 75 MHz SPI bus, standard pinout
M25PE16-VMP6G 功能描述:闪存 16 Mbit Lo Vltg Page Erasable Seral 闪存 RoHS:否 制造商:ON Semiconductor 数据总线宽度:1 bit 存储类型:Flash 存储容量:2 MB 结构:256 K x 8 定时类型: 接口类型:SPI 访问时间: 电源电压-最大:3.6 V 电源电压-最小:2.3 V 最大工作电流:15 mA 工作温度:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体: 封装:Reel
M25PE16-VMP6P 制造商:NUMONYX 制造商全称:Numonyx B.V 功能描述:16-Mbit, page-erasable serial flash memory with byte-alterability, 75 MHz SPI bus, standard pinout