- 您现在的位置：买卖IC网 > PDF目录67761 > M32000D4BFP-80 32-BIT, 80 MHz, MICROCONTROLLER, PQFP100 PDF资料下载
参数资料
| 型号： | M32000D4BFP-80 |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 80 MHz, MICROCONTROLLER, PQFP100 |
| 封装： | 14 X 20 MM, 0.65 MM PITCH, PLASTIC, LQFP-100 |
| 文件页数： | 18/44页 |
| 文件大小： | 448K |
| 代理商： | M32000D4BFP-80 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
M32000D4BFP-80
25
("L" output)
"Hi-Z"
V
CLKIN
HREQ
BCH, BCL
D0 - D15
DC
R/W
hold shift
hold
return
HACK
A8 - A30
CS
write
Note: "Hi-Z" means high impedance, and
indicates sampling timing.
The value of the R/W signal that controls the data direction of the bus interface
cannot be changed during CS="L". Hold this value while CS="L".
Also, where marked above with V, 3 to 7 CLKIN clock periods are necessary for writing
operation to internal DRAM crossing an 128-bit boundary. Hold the input value of the
address or other control signals during these wait cycle periods (DC = "H"). Consecutive
writing operations within an 128-bit boundary are completed in 1 CLKIN clock period.
During these wait cycle period, CS cannot be returned to "H" level (the access
cannot be aborted). CS can only be returned to a "H" level after DC is driven to "L".
When the M32000D4BFP-80 is in the hold state and an "L" level is
__
input to CS, the M32000D4BFP-80 interprets it as a bus access re-
__
quest to the internal DRAM. In this case, when the R/W signal is at
an "L" level, the memory controller drives a write cycle to the internal
____
___
DRAM. Byte data control is specified by the BCH and BCL signals.
____
Only data in the byte positions for which an "L" level is input to BCH
___
__
or BCL are written. When writing is complete, an "L" level DC signal
is output. The M32000D4BFP-80 stores the requested data in the
128-bit data buffer of the BIU, before writing to the internal DRAM.
This reduces the number of accesses to the internal DRAM when a
request to writing to consecutive addresses is made, and improves
bus cycle throughput. Consecutive write cycles within an 128-bit
boundary are completed in 1 CLKIN clock period. 3 to 7 CLKIN clock
periods are necessary for a write access crossing an 128-bit bound-
ary when writing to the internal DRAM. Once the external bus master
write cycle has been driven, it cannot be aborted. When an "L" level
__
is input to CS and an access has started, the values of this and other
__
control signals should be held during the wait cycles (that is while DC
__
= "H"). After DC outputs an "L" level (access complete), return CS to
the "H" level between the CLKIN falling edge corresponding to the
______
last write cycle and the following CLKIN falling edge. Return HREQ
to the "H" level to return the M32000D4BFP-80 to the normal opera-
__
tion mode from the hold state either at the same time as or after CS
is returned to the "H" level.
When the external bus master makes an access, the value of the
__
R/W signal that controls the data direction of the bus interface can-
__
not be changed during CS="L". Therefore, read cycles and write cycles
__
cannot be mixed while CS = "L". When starting a write cycle follow-
ing after a read cycle and starting a read cycle following a write cycle,
__
keep the CS signal at an "H" level for at least 1 CLKIN.
Fig. 24 Write bus cycle to internal DRAM
Fig. 25 Read/write bus cycle to internal DRAM
CLKIN
HREQ
BCH, BCL
D0 - D15
DC
R/W
hold shift
hold
return
HACK
A8 - A30
CS
("L" output)
read
CS = "H"
write
("L" output)
"Hi-Z"
V
"Hi-Z"
Note: "Hi-Z" means high-impedance, and
indicates sampling timing.
Also, where marked above with V, keep CS signal to "H" at least 1 CLKIN when
starting a write bus cycle after a read bus cycle or a read bus cycle after a write
bus cycle.
"Hi-Z"
相关PDF资料 |
PDF描述 |
|---|---|
| M32171F4VFP | 32-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP144 |
| M32171F3VFP | 32-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP144 |
| M32173F2VFP | 32-BIT, FLASH, 40 MHz, RISC MICROCONTROLLER, PQFP144 |
| M32172F2VFP | 32-BIT, FLASH, 40 MHz, RISC MICROCONTROLLER, PQFP144 |
| M32186F8VFP | 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP144 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M32002AGLJ | 制造商:MTRONPTI 制造商全称:MTRONPTI 功能描述:9x14 mm, 3.3/2.5/1.8 Volt, PECL/LVDS/CML, VCXO |
| M32002AGMJ | 制造商:MTRONPTI 制造商全称:MTRONPTI 功能描述:9x14 mm, 3.3/2.5/1.8 Volt, PECL/LVDS/CML, VCXO |
| M32002AGPJ | 制造商:MTRONPTI 制造商全称:MTRONPTI 功能描述:9x14 mm, 3.3/2.5/1.8 Volt, PECL/LVDS/CML, VCXO |
| M32002AMLJ | 制造商:MTRONPTI 制造商全称:MTRONPTI 功能描述:9x14 mm, 3.3/2.5/1.8 Volt, PECL/LVDS/CML, VCXO |
| M32002AMMJ | 制造商:MTRONPTI 制造商全称:MTRONPTI 功能描述:9x14 mm, 3.3/2.5/1.8 Volt, PECL/LVDS/CML, VCXO |
发布紧急采购，3分钟左右您将得到回复。