- 您现在的位置：买卖IC网 > PDF目录69012 > M37271EFSP 8-BIT, OTPROM, 8.1 MHz, MICROCONTROLLER, PDIP52 PDF资料下载
参数资料
| 型号： | M37271EFSP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, OTPROM, 8.1 MHz, MICROCONTROLLER, PDIP52 |
| 封装： | 0.600 INCH, 1.78 MM PITCH, PLASTIC, SDIP-52 |
| 文件页数： | 35/64页 |
| 文件大小： | 1252K |
| 代理商： | M37271EFSP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页当前第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页
MITSUBISHI MICROCOMPUTERS
M37271MF-XXXSP
M37271EF-XXXSP, M37271EFSP
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER
and ON-SCREEN DISPLAY CONTROLLER
37
Conditions for setting bit 4 of DSC3 to “1”
Data clock of 16 pulses has occured in sub-data slaice line
AND
Clock run-in pulse are detected 4 to 6 times
(10) 16-bit Shift Register
The caption data converted into a digital value by the comparator is
stored into the 16-bit shift register in synchronization with the data
clock. For the main data slice line, the contents of the high-order 8
bits of the stored caption data and the contents of the low-order 8
bits of the same data can be obtained by reading out the data register
2 (address 00E516) and data register 1 (address 00E416), respectively.
For the sub-data slice line, the contents of the high-order 8 bits and
the contents of the low-order 8 bits can be obtained by reading out
the data register 4 (address 00ED16) and the data register 3 (address
00EC16), respectively. These registers are reset to “0” at a falling of
Vsep. Read out data registers 1 and 2 after the occurence of a data
slicer interrupt (refer to (11) Interrupt Request Generating Circuit).
(11) Interrupt Request Generating Circuit
The occurence sources of interrupt request are selected by
combination of the following bits; bits 5 and 6 of the clock run-in register
3 (address 020916), bit 1 of the clock run-in register 2 (address 00E716)
(refer to Table 6). Read out the contents of data registers 1 to 4 and
the contents of bits 3 to 7 of the clock run-in detect registers 1 and 3
after the occurence of a data slicer interrupt request.
For a data clock, 16 pulses are generated. When just 16 pulses have
been generated, bit 7 of the data slicer control register is set to “1”
(refer to Figure 23). When method 1 is already selected as a start bit
detecting method, this bit becomes a logical product (AND) value
with a clock run-in determination result by setting bit 7 of the start bit
position register to “1.”
When method 2 is already selected as a start bit detecting method
and 16 pulses are generated of a data clock regardless of bit 7 of the
start bit position register, this bit is set to “1.” The contents of this bit
are reset at a falling of the vertical synchronizing signal (Vsep).
Table 4. Setting conditions for caption data latch completion flag
Bit 7 of SP
0
1
Conditions for setting bit 7 of DSC1 to “1”
Data clock of 16 pulses has occured in main data slaice line
AND
Clock run-in pulse are detected 4 to 6 times
(9) Data clock generating circuit
This circuit generates a data clock phase-synchronized with the start
bit detected in the start bit detecting circuit.
Set the time from detection of the start bit to occurrence of the data
clock in bits 3 to 7 of the clock run-in detect register 2 (address
00E916). The time to be set is represented by the following expression:
Time = (13 + set value) ! reference clock period
Slice line
Main data slice line
Sub-data slice line
b5
0
1
Sources
At end of data slice line
Data clock of 16 pulses has occured
AND
Clock run-in pulse are detected 4 to 6 times
Data clock of 16 pulses has occured
At end of data slice line
Data clock of 16 pulses has occured
AND
Clock run-in pulse are detected 4 to 6 times
Data clock of 16 pulses has occured
b6
0
1
0
1
CR2
b1
0
1
0
1
0
1
0
1
CR3
Table 5. Occurence sources of interrupt request
Occurence souces of interrupt request
相关PDF资料 |
PDF描述 |
|---|---|
| M37271MF-XXXSP | 8-BIT, MROM, 8.1 MHz, MICROCONTROLLER, PDIP52 |
| M37272M6-XXXSP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP42 |
| M37273MF-XXXSP | 8-BIT, MROM, 8.1 MHz, MICROCONTROLLER, PDIP52 |
| M37274EFSP | 8-BIT, OTPROM, MICROCONTROLLER, PDIP52 |
| M37274EFSP | 8-BIT, OTPROM, 8.1 MHz, MICROCONTROLLER, PDIP52 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M37271EFSS | 功能描述:EPROM MCU/8BIT CMOS EMULATION CH RoHS:否 类别:编程器，开发系统 >> 配件 系列:- 标准包装:1 系列:- 附件类型:适配器板 适用于相关产品:RCB230，RCB231，RCB212 配用:26790D-ND - RCB BREAKOUT BOARD RS232 CABLE |
| M37271EF-XXXSP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER |
| M37271MF | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER |
| M37271MF-213SP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER |
| M37271MF-219SP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER |
发布紧急采购，3分钟左右您将得到回复。