参数资料
型号: M38039G4H-XXXKP
元件分类: 微控制器/微处理器
英文描述: 8-BIT, MROM, 8.4 MHz, MICROCONTROLLER, PQFP64
封装: 14 X 14 MM, 0.80 MM PITCH, PLASTIC, LQFP-64
文件页数: 54/105页
文件大小: 1416K
代理商: M38039G4H-XXXKP
REJ03B0166-0113 Rev.1.13
Aug 21, 2009
Page 50 of 100
3803 Group (Spec.H QzROM version)
<Notes concerning serial I/O1>
1. Notes when selecting clock synchronous serial I/O
1.1 Stop of transmission operation
Note
Clear the serial I/O1 enable bit and the transmit enable bit to
“0” (serial I/O and transmit disabled).
Reason
Since transmission is not stopped and the transmission circuit
is not initialized even if only the serial I/O1 enable bit is
cleared to “0” (serial I/O disabled), the internal transmission is
running (in this case, since pins TXD1, RXD1, SCLK1, and
SRDY1 function as I/O ports, the transmission data is not
output). When data is written to the transmit buffer register 1
in this state, data starts to be shifted to the transmit shift
register 1. When the serial I/O1 enable bit is set to “1” at this
time, the data during internally shifting is output to the TXD1
pin and an operation failure occurs.
1.2 Stop of receive operation
Note
Clear the receive enable bit to “0” (receive disabled), or clear
the serial I/O1 enable bit to “0” (serial I/O disabled).
1.3 Stop of transmit/receive operation
Note
Clear both the transmit enable bit and receive enable bit to “0”
(transmit and receive disabled).
(when dat a is transmit ted and received i n the clock
synchronous serial I/O mode, any one of data transmission and
reception cannot be stopped.)
Reason
In the clock synchronous serial I/O mode, the same clock is
used for transmission and reception. If any one of transmission
and reception is disabled, a bit error occurs because
transmission and reception cannot be synchronized.
In this mode, the clock circuit of the transmission circuit also
operates for data reception. Accordingly, the transmission
circuit does not stop by clearing only the transmit enable bit to
“0” (transmit disabled). Also, the transmission circuit is not
initialized by clearing the serial I/O1 enable bit to “0” (serial
I/O disabled) (refer to 1.1).
2. Notes when selecting clock asynchronous serial I/O
2.1 Stop of transmission operation
Note
Clear the transmit enable bit to “0” (transmit disabled). The
transmission operation does not stop by clearing the serial
I/O1 enable bit to “0”.
Reason
Since transmission is not stopped and the transmission circuit
is not initialized even if only the serial I/O1 enable bit is
cleared to “0” (serial I/O disabled), the internal transmission is
running (in this case, since pins TXD1, RXD1, SCLK1, and
SRDY1 function as I/O ports, the transmission data is not
output). When data is written to the transmit buffer register 1
in this state, data starts to be shifted to the transmit shift
register 1. When the serial I/O1 enable bit is set to “1” at this
time, the data during internally shifting is output to the TXD1
pin and an operation failure occurs.
2.2 Stop of receive operation
Note
Clear the receive enable bit to “0” (receive disabled).
2.3 Stop of transmit/receive operation
Note 1 (only transmission operation is stopped)
Clear the transmit enable bit to “0” (transmit disabled). The
transmission operation does not stop by clearing the serial
I/O1 enable bit to “0”.
Reason
Since transmission is not stopped and the transmission circuit
is not initialized even if only the serial I/O1 enable bit is
cleared to “0” (serial I/O disabled), the internal transmission is
running (in this case, since pins TXD1, RXD1, SCLK1, and
SRDY1 function as I/O ports, the transmission data is not
output). When data is written to the transmit buffer register 1
in this state, data starts to be shifted to the transmit shift
register 1. When the serial I/O1 enable bit is set to “1” at this
time, the data during internally shifting is output to the TXD1
pin and an operation failure occurs.
Note 2 (only receive operation is stopped)
Clear the receive enable bit to “0” (receive disabled).
相关PDF资料
PDF描述
M38044M4-XXXFP 8-BIT, MROM, 8.4 MHz, MICROCONTROLLER, PQFP64
M38517F8SP 8-BIT, FLASH, 4 MHz, MICROCONTROLLER, PDIP42
M38D24G6-XXXFP 8-BIT, FLASH, 6.25 MHz, MICROCONTROLLER, PQFP64
M102E1000.0000DK 1000 MHz, OTHER CLOCK GENERATOR, MDIP24
M38022M4-XXXSP 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP64
相关代理商/技术参数
参数描述
M38039G6HHP#U0 功能描述:IC 740/3803 MCU QZROM 64LQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器, 系列:740/38000 标准包装:250 系列:80C 核心处理器:8051 芯体尺寸:8-位 速度:16MHz 连通性:EBI/EMI,I²C,UART/USART 外围设备:POR,PWM,WDT 输入/输出数:40 程序存储器容量:- 程序存储器类型:ROMless EEPROM 大小:- RAM 容量:256 x 8 电压 - 电源 (Vcc/Vdd):4.5 V ~ 5.5 V 数据转换器:A/D 8x10b 振荡器型:内部 工作温度:-40°C ~ 85°C 封装/外壳:68-LCC(J 形引线) 包装:带卷 (TR)
M38039G6HKP#U0 功能描述:IC 740/3803 MCU QZROM 64LQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器, 系列:740/38000 标准包装:250 系列:80C 核心处理器:8051 芯体尺寸:8-位 速度:16MHz 连通性:EBI/EMI,I²C,UART/USART 外围设备:POR,PWM,WDT 输入/输出数:40 程序存储器容量:- 程序存储器类型:ROMless EEPROM 大小:- RAM 容量:256 x 8 电压 - 电源 (Vcc/Vdd):4.5 V ~ 5.5 V 数据转换器:A/D 8x10b 振荡器型:内部 工作温度:-40°C ~ 85°C 封装/外壳:68-LCC(J 形引线) 包装:带卷 (TR)
M38039G6HSP#U0 功能描述:IC 740/3803 MCU QZROM 64DIP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器, 系列:740/38000 标准包装:250 系列:80C 核心处理器:8051 芯体尺寸:8-位 速度:16MHz 连通性:EBI/EMI,I²C,UART/USART 外围设备:POR,PWM,WDT 输入/输出数:40 程序存储器容量:- 程序存储器类型:ROMless EEPROM 大小:- RAM 容量:256 x 8 电压 - 电源 (Vcc/Vdd):4.5 V ~ 5.5 V 数据转换器:A/D 8x10b 振荡器型:内部 工作温度:-40°C ~ 85°C 封装/外壳:68-LCC(J 形引线) 包装:带卷 (TR)
M38039G8HHP#U0 功能描述:IC 740/3803 MCU QZROM 64LQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器, 系列:740/38000 标准包装:250 系列:80C 核心处理器:8051 芯体尺寸:8-位 速度:16MHz 连通性:EBI/EMI,I²C,UART/USART 外围设备:POR,PWM,WDT 输入/输出数:40 程序存储器容量:- 程序存储器类型:ROMless EEPROM 大小:- RAM 容量:256 x 8 电压 - 电源 (Vcc/Vdd):4.5 V ~ 5.5 V 数据转换器:A/D 8x10b 振荡器型:内部 工作温度:-40°C ~ 85°C 封装/外壳:68-LCC(J 形引线) 包装:带卷 (TR)
M38039G8HKP#U0 功能描述:IC 740/3803 MCU QZROM 64LQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器, 系列:740/38000 标准包装:250 系列:80C 核心处理器:8051 芯体尺寸:8-位 速度:16MHz 连通性:EBI/EMI,I²C,UART/USART 外围设备:POR,PWM,WDT 输入/输出数:40 程序存储器容量:- 程序存储器类型:ROMless EEPROM 大小:- RAM 容量:256 x 8 电压 - 电源 (Vcc/Vdd):4.5 V ~ 5.5 V 数据转换器:A/D 8x10b 振荡器型:内部 工作温度:-40°C ~ 85°C 封装/外壳:68-LCC(J 形引线) 包装:带卷 (TR)