- 您现在的位置：买卖IC网 > PDF目录80462 > M38507F8AFP 8-BIT, FLASH, 6.25 MHz, MICROCONTROLLER, PDSO42 PDF资料下载
参数资料
| 型号： | M38507F8AFP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, FLASH, 6.25 MHz, MICROCONTROLLER, PDSO42 |
| 封装： | 8.40 X 17.50 MM, 0.80 MM PITCH, PLASTIC, SSOP-42 |
| 文件页数： | 47/59页 |
| 文件大小： | 885K |
| 代理商： | M38507F8AFP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页当前第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页
Rev.2.13
Apr 17, 2009
Page 51 of 56
REJ03B0125-0213
3850 Group (Spec.A QzROM version)
APPENDIX
NOTES ON PROGRAMMING
1. Processor Status Register
(1) Initializing of processor status register
Flags which affect program execution must be initialized after a
reset.
In particular, it is essential to initialize the T and D flags because
they have an important effect on calculations.
<Reason>
After a reset, the contents of the processor status register (PS) are
undefined except for the I flag which is “1”.
Fig 49. Initialization of processor status register
(2) How to reference the processor status register
To reference the contents of the processor status register (PS),
execute the PHP instruction once then read the contents of (S+1).
If necessary, execute the PLP instruction to return the PS to its
original status.
Fig 50. Stack memory contents after PHP instruction execution
2. BRK instruction
(1) Interrupt priority level
When the BRK instruction is executed with the following
conditions satisfied, the interrupt execution is started from the
address of interrupt vector which has the highest priority.
Interrupt request bit and interrupt enable bit are set to “1”.
Interrupt disable flag (I) is set to “1” to disable interrupt.
3. Decimal calculations
(1) Execution of decimal calculations
The ADC and SBC are the only instructions which will yield
proper decimal notation, set the decimal mode flag (D) to “1”
with the SED instruction. After executing the ADC or SBC
instruction, execute another instruction before executing the
SEC, CLC, or CLD instruction.
(2) Notes on status flag in decimal mode
When decimal mode is selected, the values of three of the flags in
the status register (the N, V, and Z flags) are invalid after a ADC
or SBC instruction is executed.
The carry flag (C) is set to “1” if a carry is generated as a result of the
calculation, or is cleared to “0” if a borrow is generated. To
determine whether a calculation has generated a carry, the C flag
must be initialized to “0” before each calculation. To check for a
borrow, the C flag must be initialized to “1” before each calculation.
Fig 51. Execution of decimal calculations
4. JMP instruction
When using the JMP instruction in indirect addressing mode, do
not specify the last address on a page as an indirect address.
5. Multiplication and Division Instructions
The index X mode (T) and the decimal mode (D) flags do not
affect the MUL and DIV instruction.
The execution of these instructions does not change the
contents of the processor status register.
6. Ports
The contents of the port direction registers cannot be read. The
following cannot be used:
The data transfer instruction (LDA, etc.)
The operation instruction when the index X mode flag (T) is “1”
The addressing mode which uses the value of a direction
register as an index
The bit-test instruction (BBC or BBS, etc.) to a direction register
The read-modify-write instructions (ROR, CLB, or SEB, etc.)
to a direction register.
Use instructions such as LDM and STA, etc., to set the port
direction registers.
7. Instruction Execution Time
The instruction execution time can be obtained by multiplying
the frequency of the internal clock
φ by the number of cycles
mentioned in the 740 Family Software Manual.
The frequency of the internal clock
φ is the twice the XIN cycle in
high-speed mode, 8 times the XIN cycle in middle-speed mode,
and the twice the XCIN in low-speed mode.
8. Reserved Area, Reserved Bit
Do not write any data to the reserved area in the SFR area and the
special page. (Do not change the contents after reset.)
9. CPU Mode Register
Be sure to fix bit 3 of the CPU mode register (address 003B16) to
“1”.
Reset
Initializing of flags
Main program
Stored PS
(S)
(S) + 1
Set D flag to “1”
ADC or SBC instruction
NOP instruction
SEC, CLC, or CLD instruction
相关PDF资料 |
PDF描述 |
|---|---|
| MC68EN360RC33 | RISC MICROCONTROLLER, CPGA241 |
| MC56F8365MFG60 | 4-BIT, 120 MHz, OTHER DSP, PQFP128 |
| MPC8378ECVRANDA | 32-BIT, 266 MHz, MICROPROCESSOR, PBGA689 |
| MB95F214KPH-G-SNE2 | 8-BIT, FLASH, MICROCONTROLLER, PDIP8 |
| MC9S12XS128J1VALR | 16-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP112 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M38507F8AFP#U1 | 功能描述:IC 740/3850 MCU FLASH 42SSOP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:740/38000 产品培训模块:CAN Basics Part-1 CAN Basics Part-2 Electromagnetic Noise Reduction Techniques Part 1 M16C Product Overview Part 1 M16C Product Overview Part 2 标准包装:1 系列:M16C™ M32C/80/87 核心处理器:M32C/80 芯体尺寸:16/32-位 速度:32MHz 连通性:EBI/EMI，I²C，IEBus，IrDA，SIO，UART/USART 外围设备:DMA，POR，PWM，WDT 输入/输出数:121 程序存储器容量:384KB（384K x 8） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:24K x 8 电压 - 电源 (Vcc/Vdd):3 V ~ 5.5 V 数据转换器:A/D 34x10b，D/A 2x8b 振荡器型:内部 工作温度:-20°C ~ 85°C 封装/外壳:144-LQFP 包装:托盘 产品目录页面:749 (CN2011-ZH PDF) 配用:R0K330879S001BE-ND - KIT DEV RSK M32C/87 |
| M38507F8AFP#W1 | 制造商:Renesas Electronics Corporation 功能描述:MCU 3/5V 32K PB-FREE 42-SSOP T&R - Tape and Reel |
| M38507F8FP | 制造商:Renesas Electronics Corporation 功能描述:MCU 8-Bit 740 CISC 32KB Flash 5V 42-Pin SSOP 制造商:Renesas Electronics Corporation 功能描述:MCU 8BIT 740 CISC 32KB FLASH 5V 42SSOP - Trays |
| M38507F8FP#U1 | 制造商:Renesas Electronics Corporation 功能描述:MCU 8BIT 740 CISC 32KB FLASH 5V 42SSOP - Trays |
| M38507F8FP#W1 | 制造商:Renesas Electronics Corporation 功能描述:FLASH 8-BIT 2.7 TO 5.5V PBFREE |
发布紧急采购，3分钟左右您将得到回复。