- 您现在的位置：买卖IC网 > PDF目录224144 > M393T5750BY3-CCC 256M X 72 DDR DRAM MODULE, 0.6 ns, DMA240 PDF资料下载
参数资料
| 型号： | M393T5750BY3-CCC |
| 元件分类： | DRAM |
| 英文描述： | 256M X 72 DDR DRAM MODULE, 0.6 ns, DMA240 |
| 封装： | LEAD FREE, DIMM-240 |
| 文件页数： | 21/21页 |
| 文件大小： | 467K |
| 代理商： | M393T5750BY3-CCC |
Rev. 1.3 Aug. 2005
512MB, 1GB, 2GB Registered DIMMs
DDR2 SDRAM
Absolute Maximum DC Ratings
Note :
1. Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and
functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2
standard.
AC & DC Operating Conditions
Recommended DC Operating Conditions (SSTL - 1.8)
Note : There is no specific device VDD supply voltage requirement for SSTL-1.8 compliance. However under all conditions VDDQ must be less than or equal
to VDD.
1. The value of VREF may be selected by the user to provide optimum noise margin in the system. Typically the value of VREF is expected to be about 0.5
x VDDQ of the transmitting device and VREF is expected to track variations in VDDQ.
2. Peak to peak AC noise on VREF may not exceed +/-2% VREF(DC).
3. VTT of transmitting device must track VREF of receiving device.
4. AC parameters are measured with VDD, VDDQ and VDDL tied together.
Symbol
Parameter
Rating
Units
Notes
VDD
Voltage on VDD pin relative to VSS
- 1.0 V ~ 2.3 V
V
1
VDDQ
Voltage on VDDQ pin relative to VSS
- 0.5 V ~ 2.3 V
V
1
VDDL
Voltage on VDDL pin relative to VSS
- 0.5 V ~ 2.3 V
V
1
VIN, VOUT
Voltage on any pin relative to VSS
- 0.5 V ~ 2.3 V
V
1
TSTG
Storage Temperature
-55 to +100
°C
1, 2
Symbol
Parameter
Rating
Units
Notes
Min.
Typ.
Max.
VDD
Supply Voltage
1.7
1.8
1.9
V
VDDL
Supply Voltage for DLL
1.7
1.8
1.9
V
4
VDDQ
Supply Voltage for Output
1.7
1.8
1.9
V
4
VREF
Input Reference Voltage
0.49*VDDQ
0.50*VDDQ
0.51*VDDQ
mV
1,2
VTT
Termination Voltage
VREF-0.04
VREF
VREF+0.04
V
3
相关PDF资料 |
PDF描述 |
|---|---|
| M3H11TAD | 8 pin DIP, 5.0 or 3.3 Volt, HCMOS/TTL Clock Oscillator |
| M3H12FAD | 8 pin DIP, 5.0 or 3.3 Volt, HCMOS/TTL Clock Oscillator |
| M3H12FBD | 8 pin DIP, 5.0 or 3.3 Volt, HCMOS/TTL Clock Oscillator |
| M3H12TAD | 8 pin DIP, 5.0 or 3.3 Volt, HCMOS/TTL Clock Oscillator |
| M3H13FAD | 8 pin DIP, 5.0 or 3.3 Volt, HCMOS/TTL Clock Oscillator |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M393T5750BY3-CD5/CC | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:DDR2 Registered SDRAM MODULE 240pin Registered Module based on 512Mb B-die 72-bit ECC |
| M393T5750CZ3-CCC | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:DDR2 Registered SDRAM MODULE 240pin Registered Module based on 512Mb C-die 72-bit ECC |
| M393T5750CZ3-CCC00 | 制造商:Samsung Semiconductor 功能描述:512MSDDDRII_MDDR SDRAM MODULX72BOC(LF) - Bulk |
| M393T5750CZ3-CD5 | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:DDR2 Registered SDRAM MODULE 240pin Registered Module based on 512Mb C-die 72-bit ECC |
| M393T5750CZA-CCC | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:DDR2 Registered SDRAM MODULE 240pin Registered Module based on 512Mb C-die 72-bit ECC |
发布紧急采购，3分钟左右您将得到回复。