- 您现在的位置：买卖IC网 > PDF目录98008 > M66290AGP UNIVERSAL SERIAL BUS CONTROLLER, PQFP48 PDF资料下载
参数资料
| 型号： | M66290AGP |
| 元件分类： | 总线控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP48 |
| 封装： | LQFP-48 |
| 文件页数： | 4/54页 |
| 文件大小： | 452K |
| 代理商： | M66290AGP |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页
USB DEVICE CONTROLLER
M66290AGP/FP
MITSUBISHI <DIGITAL ASSP>
11
Each of "Set Address" and "Set Conf iguration" execution
detects the dev ice state shif t by analy zing the dev ice
request in control transf er.
Each of these f our f actors can be set of its interrupt to
enable or disable by setting the corresponded bit of
interrupt enable register 0.
For example by using this interrupt, when USB bus reset
is detected, a step to USB bus is av ailable and when
suspend is detected, a step to shif t dev ice to low power
consumption.
Control transfer stage transition interrupt (CTRT)
M66290A manages the sequence of control transf er
by H/W.
Each stage of c ontrol transf er, such as setup stage,
data stage, and status stage can be known to ref er to
the "Interrupt Status Register 0".
Control transf er stage transition interrupt is occurred
when the control transf er stage is shif ted.
There are f iv e f actors, that is, setup stage end,
control write transf er stage shif t, control read transf er
stage shif t, control transf er end, and control transf er
sequence error.
Except f or setup stage, Each of these f our f actors can
be set of its interrupt to enable or disable by setting the
corresponded bit of interrupt enable register 0.
As to control transf er sequence error which can be
recognized by H/W, ref er to "Control transf er stage
shif t" in the item of "(3) Control transf er/enumeration"
in the latter part.
Endpoint buffer empty/size-over interrupt (BEMP)
Interrupt f actor is diff erent by transf er direction of
endpoint.
1. In case of transf er direction is IN
In each endpoint, interrupt occurs when transmission
ended of all data which is stored in the buff er.
By this interrupt, when endpoint is set to double buff er,
end of data transmission of all data of the buff er can
be known.
And also can know the end of data transmission of
control read transf er in endpoint 0 (EP0).
2. In case of transf er direction is OUT
In each endpoint, interrupt occurs in data packet
receiv e when receiv ed packet which exceeds the
maximum packet size.
By ref er to EPB_EMP_OVR[5:0] of interrupt status
register, it can be known which endpoint occurred the
interrupt.
Endpoint buffer not ready interrupt (INTN)
When the buff er is in not ready state to IN/OUT token
of each endpoint, interrupt occurs at the timing of token
packet receiv e end.
By ref er to EPB_NRDY[ 5:0] of interrupt status register 1,
it can be known which endpoint occurred the interrupt.
If endpoint is set to isochronous transf er, when ov er-run/
under-run error is occurred, interrupt occurs at the timing
of token packet receiv e end.
And if it is set to isochronous (OUT), if receiv ed data
has
error such as CRC error, interrupt occurs at the timing of
transaction end.
The v ariety of error in isochronous transf er is known to
ref er "Isochronous Status Register".
Endpoint buffer ready interrupt (INTR)
Interrupt occurs when the buff er of each endpoint
became ready (read/write is av ailable).
It can be known which endpoint occurred the interrupt
to ref er EPB_RDY [5:0] of interrupt status register 1.
According to the endpoint and its access mode, the
f actor of interrupt is diff erent as f ollows.
1. In case of EP0
Interrupt occurs when receiv e (OUT) buff er of endpoint
0 became ready.
If it is set to control write continuous receiv e mode,
when continuous receiv e of 255 by tes ended or when
receiv ed short packet, interrupt occurs.
Interrupt is not occurred ev en if the transmit buff er
became ready.
2. In case of EP1 to EP5, when CPU access
Interrupt occurs when the buff er of each endpoint
became ready.
3. In case of EP1 to EP5, when DMA access
If the transf er direction is set to OUT, interrupt occurs
when receiv ed short data packet and then ended DMA
transf er.
Interrupt is not occurred if the transf er direction is set
to IN.
相关PDF资料 |
PDF描述 |
|---|---|
| M66290AFP | UNIVERSAL SERIAL BUS CONTROLLER, PQFP48 |
| M66291GP | UNIVERSAL SERIAL BUS CONTROLLER, PQFP48 |
| M68HC08AZ0 | 8-BIT, EEPROM, 8 MHz, MICROCONTROLLER, PQFP100 |
| M69030 | GRAPHICS PROCESSOR, PBGA278 |
| MA4T85633 | C BAND, Si, NPN, RF SMALL SIGNAL TRANSISTOR |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M66291GP | 制造商:Renesas Electronics Corporation 功能描述: |
| M66291GP#201 | 制造商:Renesas Electronics Corporation 功能描述:IC ASSP USB2.0 DEVICE CONTROLLER 48LQFP |
| M66291GP#RB0S | 功能描述:IC USB CONTROLLER GEN-PUR 48LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN（6x6） 包装:* 其它名称:Q6396337A |
| M66291GPRB0S | 制造商:Renesas Electronics Corporation 功能描述:USB2.0 Device Controller,LQFP48 |
| M66291HP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:ASSP (USB2.0 Device Controller) |
发布紧急采购，3分钟左右您将得到回复。