收藏本站
参数资料
型号： M69AW024B
厂商： 意法半导体
英文描述： 16 Mbit (1M x16) 3V Asynchronous PSRAM
中文描述： 16兆位（1米× 16）3V的异步移动存储芯片
文件页数： 9/29页
文件大小： 429K
代理商： M69AW024B
9/29
M69AW024B
OPERATION
Operational modes are determined by device con-
trol inputs W, E1, E2, LB and UB as summarized
in the Operating Modes table (see
Table 2.
).
Power On Sequence
Because the internal control logic of the
M69AW024B needs to be initialized, the following
power-on procedure must be followed before the
memory is used:
–
Apply power and wait for V
CC
to stabilize
–
Wait 400μs while driving both Chip Enable
signals (E1 and E2) High
–
Activate the memory by driving Chip
Enable (E1) Low.
Read Mode
The device is in Read mode when:
–
Write Enable (W) is High and
–
Output Enable (G) Low and
–
the two Chip Enable signals are asserted
(E1 is Low, and E2 is High).
The time taken to enter Read mode (t
ELQV
, t
GLQV
or t
BLQV
) depends on which of the above signals
was the last to reach the appropriate level.
Data out (DQ15-DQ0) may be indeterminate
during t
ELQX
, t
GLQX
and t
BLQX
, but data will always
be valid during t
AVQV
.
Write Mode
The device is in Write mode when
–
Write Enable (W) is Low and
–
Chip Enable (E1) is Low and
–
the two Chip Enable signals are asserted
(E1 is Low, and E2 is High)
one of Upper Byte Enable (UB) or Lower
Byte Enable (LB) is Low, while the other is
High.
The Write cycle begins just after the event (the fall-
ing edge) that causes the last of these conditions
to become true (t
AVWL
or t
AVEL
or t
AVBL
).
The Write cycle is terminated by the earlier of a ris-
ing edge on Write Enable (W) or Chip Enable (E1).
If the device is in Write mode (Chip Enable (E1) is
Low, Output Enable (G) is Low, Upper Byte En-
able (UB) or Lower Byte Enable (LB) is Low), then
Write Enable (W) will return the outputs to high im-
pedance within t
WLQZ
of its falling edge. Care must
be taken to avoid bus contention in this type of op-
eration. Data input must be valid for t
DVWH
before
the rising edge of Write Enable (W), or for t
DVEH
before the rising edge of Chip Enable (E1), which-
ever occurs first, and remain valid for t
WHDX
, t
EHDX
Standby Mode
The device is in Standby mode when:
–
Chip Enable (E1) is High and
–
Chip Enable (E2) is High.
The input/output buffers and the decoding/control
logic are switched off, but the dynamic array con-
tinues to be refreshed. In this mode, the memory
current consumption, I
SB
, is reduced, and the data
remains valid.
Deep Power-down Mode
The device is in Deep Power-down mode when:
–
Chip Enable (E2 is Low).
–
相关PDF资料
PDF描述
M69AW048B 32 Mbit (2M x16) 3V Asynchronous PSRAM
M69AW048BL70ZB8 32 Mbit (2M x16) 3V Asynchronous PSRAM
M6D-50 DOUBLE-BALANCED MIXER
M6MGB331S4BKT 33,554,432-BIT (2,097,152 - WORD BY 16-BIT/4,194,304-WORD BY 8-BIT) CMOS 3.3V-ONLY FLASH MEMORY & 4,194,304-BIT (262,144-WORD BY 16-BIT/524,288-WORD B
M6MGB331S8AKT 33,554,432-BIT (2,097,152 - WORD BY 16-BIT /4,194,304-WORD BY 8-BIT) CMOS FLASH MEMORY & 8,388,608-BIT (524,288-WORD BY 16-BIT /1,048,576-WORD BY 8-BI
相关代理商/技术参数
参数描述
M69AW024BE 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:16 Mbit (1M x16) 3V Asynchronous PSRAM
M69AW024BE60ZB1F 制造商:Micron Technology Inc 功能描述:16MB 3V WIRELESS NOR DEVICE - Tape and Reel
M69AW024BE60ZB8F 功能描述:静态随机存取存储器 16 Mbit 1M x16 3V Async P静态随机存取存储器 RoHS:否 制造商:Cypress Semiconductor 存储容量:16 Mbit 组织:1 M x 16 访问时间:55 ns 电源电压-最大:3.6 V 电源电压-最小:2.2 V 最大工作电流:22 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:TSOP-48 封装:Tray
M69AW024BL60ZB8T 功能描述:静态随机存取存储器 16 MBIT (1M X16) 3V Asynch 静态随机存取存储器 RoHS:否 制造商:Cypress Semiconductor 存储容量:16 Mbit 组织:1 M x 16 访问时间:55 ns 电源电压-最大:3.6 V 电源电压-最小:2.2 V 最大工作电流:22 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:TSOP-48 封装:Tray
M69AW024BL70ZB8T 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:16 Mbit (1M x16) 3V Asynchronous PSRAM
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*