- 您现在的位置：买卖IC网 > PDF目录9827 > MAX1124EGK+TD (Maxim Integrated Products)IC ADC 10BIT PAR 250MSPS 68QFN PDF资料下载
参数资料
| 型号： | MAX1124EGK+TD |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 12/17页 |
| 文件大小： | 0K |
| 描述： | IC ADC 10BIT PAR 250MSPS 68QFN |
| 标准包装： | 2,500 |
| 位数： | 10 |
| 采样率（每秒）： | 250M |
| 数据接口： | LVDS，并联 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 657mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | * |
| 封装/外壳： | * |
| 供应商设备封装： | * |
| 包装： | * |
| 输入数目和类型： | 1 个单端，单极；1 个差分，单极 |
MAX1124
1.8V, 10-Bit, 250Msps Analog-to-Digital Converter
with LVDS Outputs for Wideband Applications
4
_______________________________________________________________________________________
ELECTRICAL CHARACTERISTICS (continued)
(AVCC = OVCC = 1.8V, VAGND = VOGND = 0, fSAMPLE = 250MHz, differential sine-wave clock input drive, 0.1F capacitor on REFIO,
internal reference, digital output pins differential RL = 100Ω ±1%, CL = 5pF, TA = TMIN to TMAX, unless otherwise noted. ≥ +25°C
guaranteed by production test, < +25°C guaranteed by design and characterization. Typical values are at TA = +25°C.)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Output Offset Voltage
OVOS
1.125
1.310
V
LVCMOS DIGITAL INPUTS (CLKDIV,
T/B)
Digital Input Voltage Low
VIL
0.2 x
AVCC
V
Digital Input Voltage High
VIH
0.8 x
AVCC
V
TIMING CHARACTERISTICS
CLK to Data Propagation Delay
tPDL
Figure 4
1.5
ns
CLK to DCLK Propagation Delay
tCPDL
Figure 4
2.85
ns
Data Valid to DCLK Rising Edge
tCPDL -
tPDL
Figure 4 (Note 2)
0.92
1.35
1.86
ns
LVDS Output Rise-Time
tRISE
20% to 80%, CL = 5pF
460
ps
LVDS Output Fall-Time
tFALL
20% to 80%, CL = 5pF
460
ps
Output Data Pipeline Delay
tLATENCY
8
Clock
cycles
POWER REQUIREMENTS
Analog Supply Voltage Range
AVCC
1.7
1.8
1.9
V
Digital Supply Voltage Range
OVCC
1.7
1.8
1.9
V
Analog Supply Current
IAVCC
fIN = 100MHz
220
290
mA
Digital Supply Current
IOVCC
fIN = 100MHz
45
75
mA
Total Power Dissipation
PDISS
fIN = 100MHz
477
657
mW
Offset
1.6
mV/V
Power-Supply Rejection Ratio
(Note 3)
PSRR
Gain
1.9
%FS/V
Note 1: Static linearity and offset parameters are computed from a best-fit straight line through the code transition points. The full-
scale range is defined as 1023 x slope of the line.
Note 2: Parameter guaranteed by design and characterization; TA = TMIN to TMAX.
Note 3: PSRR is measured with both analog and digital supplies connected to the same potential.
相关PDF资料 |
PDF描述 |
|---|---|
| VE-25N-MX-F2 | CONVERTER MOD DC/DC 18.5V 75W |
| VE-J6R-MX-F2 | CONVERTER MOD DC/DC 7.5V 75W |
| D38999/20WE6PB | CONN RCPT 6POS WALL MNT W/PINS |
| VE-25M-MX-F4 | CONVERTER MOD DC/DC 10V 75W |
| VE-J6M-MX-F4 | CONVERTER MOD DC/DC 10V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX1124EVKIT | 功能描述:数据转换 IC 开发工具 Evaluation Kit for the MAX1121 MAX1122 MAX1123 MAX1124 RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
| MAX1125 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:8-Bit, 300Msps Flash ADC |
| MAX1125AIBH | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:8-Bit, 300Msps Flash ADC |
| MAX1125AIDO | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:8-Bit, 300Msps Flash ADC |
| MAX1125BIBH | 制造商:Maxim Integrated Products 功能描述:44 PIN COUNT UCSP PACKAGE TYPE - Bulk |
发布紧急采购，3分钟左右您将得到回复。