参数资料
| 型号： | MAX1409CAP+T |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 30/48页 |
| 文件大小： | 0K |
| 描述： | IC DAS 16BIT LP 20-SSOP |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 2,000 |
| 类型： | 数据采集系统（DAS） |
| 分辨率（位）： | 16 b |
| 采样率（每秒）： | 60 |
| 数据接口： | 串行 |
| 电压电源： | 模拟和数字 |
| 电源电压： | 2.7 V ~ 3.6 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-SSOP（0.209"，5.30mm 宽） |
| 供应商设备封装： | 20-SSOP |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页当前第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
MAX1407/MAX1408/MAX1409/MAX1414
Low-Power, 16-Bit Multichannel DAS with
Internal Reference,10-Bit DACs, and RTC
36
______________________________________________________________________________________
POWER2 REGISTER (11001)
DA1E: DAC1 Power Enable. A logic 1 powers DAC1,
while a logic 0 powers it down. The output buffer goes
high impedance in power-down mode.
DA2E: DAC2 Power Enable. A logic 1 powers DAC2,
while a logic 0 powers it down. The output buffer goes
high impedance in power-down mode.
SHDE: Shutdown Enable bar. If SHDE is set to 1,
SHDN is pulled high. A wake-up event such as an
assertion of WU1 or WU2, a time-of-day alarm, or by
writing to the Power1, Power2, Standby, Idle, or Run
registers sets this bit to 1 and drives SHDN high. If the
SHDE bit is set to 0 in Standby, Idle, or Run mode and
the PLL is still operational (PLLE = 1), the SHDN pin will
remain high until 2.93ms (tDPD) after PLLE is set to 0.
PLLE: Phase-Locked Loop Power Enable. A logic 1
powers the PLL and enables FOUT while a logic 0 pow-
ers down the PLL and disables FOUT. A wake-up event
sets this bit to 1. See Wake-Up section.
LVDE: +2.7V Voltage Monitor Power Enable. A logic 1
powers the +2.7V voltage comparator circuitry, while a
logic 0 powers down the +2.7V voltage comparator cir-
cuitry. A wake-up event sets LVDE to 1. See Wake-Up
section.
LSDE: +1.8V Voltage Monitor Power Enable. A logic 1
powers the +1.8V voltage comparator circuitry, while a
logic 0 powers down the +1.8V voltage comparator cir-
cuitry. See Wake-Up section.
SDCE: Signal-Detect Comparator Power Enable. A
logic 1 powers the signal-detect comparator while a
logic 0 powers down this comparator.
D0E: D0 Enable bit. A logic 0 three-states the D0
ouput. When D0E is set to “1”, the output of D0 is con-
tolled by the state of DBIT in the MUX register.
Programming the device in different modes does not
alter the state of this bit.
VM: RESET Voltage Monitor Threshold Selection bit. A
logic 0 selects a +2.7V threshold while a logic 1 selects
a +1.8V threshold for the RESET Voltage Monitor. The
VM bit effects the LVDE and LSDE bits in different
modes of operation (see Table 8).
BIASE: Bias Enable. A logic 1 powers up the master
bias circuit block. A wake-up event sets this bit to a
logic 1. See Wake-Up section.
SLEEP REGISTER (11010)
Addressing the Sleep register places the MAX1407/
MAX1408/MAX1409/MAX1414 in Sleep mode. This
occurs after the last bit of the command byte is clocked
into the device. It requires an 8-bit write, no data bits
are needed. Sleep mode powers down all functional
blocks except for the crystal oscillator, RTC, alarm, ser-
ial interface, wake-up circuitry, and RESET voltage
monitor. While in Sleep mode, pulling either WU1 or
WU2 low or an alarm event places the device into
Standby mode.
STANDBY REGISTER (11011)
Addressing the Standby register places the MAX1407/
MAX1408/MAX1409/MAX1414 in Standby mode. This
occurs after the last bit of the address byte is clocked
into the device. It requires an 8-bit write, no data bits
are needed. Standby mode powers up the same blocks
as Sleep mode, as well as the master bias circuitry, the
PLL, and the Low VDD Voltage Monitor. FOUT is also
enabled and SHDN is set high in Standby mode.
IDLE REGISTER (11100)
Addressing the Idle register places the MAX1407/
MAX1408/MAX1409/MAX1414 in Idle mode. This
occurs after the last bit of the address byte is clocked
into the device. Requires an 8-bit write, no data bits are
needed. In Idle mode, all circuits are powered up with
the exception of the ADC and the ADC Input Buffers.
RUN REGISTER (11101)
Addressing the Run register puts the MAX1407/
MAX1408/MAX1409/MAX1414 into Run mode. This
occurs after the last bit of the address byte is clocked
into the device. Requires an 8-bit write, no data bits are
needed. All the functional blocks are powered up in
Run mode.
FIRST BIT (MSB)
(LSB)
NAME
SHDE
PLLE
LVDE
LSDE
SDCE
D0E
VM
BIASE
DEFAULT
1110
0001
相关PDF资料 |
PDF描述 |
|---|---|
| V300A3V3M200BL3 | CONVERTER MOD DC/DC 3.3V 200W |
| VI-24K-MY-S | CONVERTER MOD DC/DC 40V 50W |
| V300A3V3M200BG | CONVERTER MOD DC/DC 3.3V 200W |
| VI-24J-MY-S | CONVERTER MOD DC/DC 36V 50W |
| VI-24H-MY-S | CONVERTER MOD DC/DC 52V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX1409EAP | 制造商:Maxim Integrated Products 功能描述:LOW-POWER, 16-BIT MULTICHANNEL DAS WITH INTER - Bulk |
| MAX140C/D | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX140CMH | 制造商:Maxim Integrated Products 功能描述:44 PINS MQFP PKG - Bulk |
| MAX140CMH+ | 制造商:Maxim Integrated Products 功能描述:ADC SGL DUAL SLOPE 3 1/2DIGIT LED 44MQFP - Rail/Tube |
| MAX140CMH+D | 功能描述:模数转换器 - ADC 3 1/2 Dgt ADC w/Ref CPump LED Drivers RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
发布紧急采购，3分钟左右您将得到回复。