- 您现在的位置：买卖IC网 > PDF目录18777 > MAX1471ATJ+ (Maxim Integrated)IC RCVR ASK/FSK LP 32-TQFN PDF资料下载
参数资料
| 型号： | MAX1471ATJ+ |
| 厂商： | Maxim Integrated |
| 文件页数： | 16/26页 |
| 文件大小： | 0K |
| 描述： | IC RCVR ASK/FSK LP 32-TQFN |
| 其它有关文件： | Automotive Product Guide |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 60 |
| 频率： | 315MHz，434MHz |
| 灵敏度： | -114dBm |
| 调制或协议： | ASK，FSK |
| 应用： | ISM，车库门开启器，RKE |
| 电流 - 接收： | 7mA |
| 数据接口： | PCB，表面贴装 |
| 天线连接器： | PCB，表面贴装 |
| 电源电压： | 3.3V，5V |
| 工作温度： | -40°C ~ 125°C |
| 封装/外壳： | 32-WFQFN 裸露焊盘 |
| 供应商设备封装： | 32-TQFN-EP（5x5） |
| 包装： | 管件 |
315MHz/434MHz Low-Power, 3V/5V
ASK/FSK Superheterodyne Receiver
Serial Control Interface
Communication Protocol
The MAX1471 can use a 4-wire interface or a 3-wire
interface (default). In both cases, the data input must
follow the timing diagrams shown in Figures 8 and 9.
Note that the DIO line must be held LOW while CS is
RECEIVER ENABLED, TRK_EN SET
TRK_EN CLEARED
MAX PEAK DETECTOR
high. This is to prevent the MAX1471 from entering dis-
continuous receive mode if the DRX bit is high. The
data is latched on the rising edge of SCLK, and there-
fore must be stable before that edge. The data
200mV/div
FILTER OUTPUT
MIN PEAK DETECTOR
DATA OUTPUT
sequencing is MSB first, the command (C[3:0]; see
Table 3), the register address (A[3:0]; see Table 4) and
the data (D[7:0]; see Table 5).
The mode of operation (3-wire or 4-wire interface) is
selected by DOUT_FSK and/or DOUT_ASK bits in the
configuration register. Either of those bits selects the
ASKOUT and/or FSKOUT line as a SERIAL data output.
Upon receiving a read register command (0x2), the
serial interface outputs the data on either pin, accord-
ing to Figure 10.
If neither of these bits are 1, the 3-wire interface is
selected (default on power-up) and the DIO line is
effectively a bidirectional input/output line. DIO is
selected as an output of the MAX1471 for the following
CS cycle whenever a READ command is received. The
CPU must tri-state the DIO line on the cycle of CS that
follows a read command, so the MAX1471 can drive
the data output line. Figure 11 shows the diagram of
the 3-wire interface. Note that the user can choose to
send either 16 cycles of SCLK, as in the case of the 4-
wire interface, or just eight cycles, as all the registers
are 8-bits wide. The user must drive DIO low at the end
of the read sequence.
The MASTER RESET command (0x3) (see Table 3)
sends a reset signal to all the internal registers of the
MAX1471 just like a power-off and power-on sequence
t CS
CS
t CSI
DATA OUTPUT
2V/div
100 μ s/div
Figure 7. Fast Receiver Recovery in FSK Mode Utilizing Peak
Detectors
would do. The reset signal remains active for as long as
CS is high after the command is sent.
Continuous Receive Mode (DRX = 0)
In continuous receive mode, individual analog modules
can be powered on directly through the power configu-
ration register (register 0x0). The SLEEP bit (bit 0)
overrides the power settings of the remaining bits and
puts the part into deep-sleep mode when set. It is also
necessary to write the frequency divisor of the external
crystal in the oscillator frequency register (register 0x3)
to optimize image rejection and to enable accurate cali-
bration sequences for the polling timer and the FSK
demodulator. This number is the integer result of
f XTAL /100kHz.
If the FSK receive function is selected, it is necessary to
perform an FSK calibration to improve receive sensitivi-
ty. Polling timer calibration is not necessary. See the
Calibration section for more information.
t SC
t CSS
t CL
t CH
t CSH
SCLK
t DI
t DH
t DV
t DO
t TR
DIO
HIGH-IMPEDANCE
HIGH-IMPEDANCE
D7
D0
HI-Z
DATA IN
Figure 8. Digital Communications Timing Diagram
DATA OUT
16
______________________________________________________________________________________
相关PDF资料 |
PDF描述 |
|---|---|
| MICRF011BM | IC RCVR/DATA DEMOD RF/IF 14SOIC |
| AMB310908 | SENSOR REFL LONG H-TYPE |
| MICRF009BM | IC RECEIVER UHF LOW POWER 16SOIC |
| MICRF007BM | IC RECEIVER UHF LOW POWER 8SOIC |
| AMB345919 | SENSOR REFL LONG V TYPE W/OSC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX1471ATJ/V+ | 功能描述:射频接收器 315MHz/434MHz Low-Power 3V/5V ASK/FSK Superheterodyne Receiver RoHS:否 制造商:Skyworks Solutions, Inc. 类型:GPS Receiver 封装 / 箱体:QFN-24 工作频率:4.092 MHz 工作电源电压:3.3 V 封装:Reel |
| MAX1471ATJ/V+T | 功能描述:射频接收器 315MHz/434MHz Low-Power 3V/5V ASK/FSK Superheterodyne Receiver RoHS:否 制造商:Skyworks Solutions, Inc. 类型:GPS Receiver 封装 / 箱体:QFN-24 工作频率:4.092 MHz 工作电源电压:3.3 V 封装:Reel |
| MAX1471ATJ+ | 功能描述:射频接收器 315MHz/434MHz Superheterodyne Rcvr RoHS:否 制造商:Skyworks Solutions, Inc. 类型:GPS Receiver 封装 / 箱体:QFN-24 工作频率:4.092 MHz 工作电源电压:3.3 V 封装:Reel |
| MAX1471ATJ+T | 功能描述:射频接收器 315MHz/434MHz Superheterodyne Rcvr RoHS:否 制造商:Skyworks Solutions, Inc. 类型:GPS Receiver 封装 / 箱体:QFN-24 工作频率:4.092 MHz 工作电源电压:3.3 V 封装:Reel |
| MAX1471ATJ-C3N | 功能描述:射频接收器 315MHz/434MHz Superheterodyne Rcvr RoHS:否 制造商:Skyworks Solutions, Inc. 类型:GPS Receiver 封装 / 箱体:QFN-24 工作频率:4.092 MHz 工作电源电压:3.3 V 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。