- 您现在的位置：买卖IC网 > PDF目录1837 > MAX16065ETM+ (Maxim Integrated Products)IC SYSTEM MANAGER 12CH 48-TQFN PDF资料下载
参数资料
| 型号： | MAX16065ETM+ |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 40/62页 |
| 文件大小： | 0K |
| 描述： | IC SYSTEM MANAGER 12CH 48-TQFN |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 43 |
| 应用： | 电源监控器，序列发生器 |
| 电源电压： | 2.8 V ~ 14 V |
| 电流 - 电源： | 4.5mA |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-WFQFN 裸露焊盘 |
| 供应商设备封装： | 48-TQFN-EP（6x6） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页当前第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页
12-Channel/8-Channel, Flash-Configurable System
Managers with Nonvolatile Fault Registers
SDA
SCL
SDA
SCL
S
P
DATA LINE STABLE,
DATA VALID
CHANGE OF
DATA ALLOWED
START
CONDITION
STOP
CONDITION
Figure 11. Bit Transfer
over the bus is 8 bits long and is always followed by an
acknowledge pulse. SCL is a logic input, while SDA is
an open-drain input/output. SCL and SDA both require
external pullup resistors to generate the logic-high volt-
age. Use 4.7k I for most applications.
Bit Transfer
Each clock pulse transfers one data bit. The data on SDA
must remain stable while SCL is high (Figure 11); other-
wise the MAX16065/MAX16066 detect a START or STOP
condition (Figure 12) from the master. SDA and SCL idle
high when the bus is not busy.
START and STOP Conditions
Both SCL and SDA idle high when the bus is not busy.
A master device signals the beginning of a transmission
with a START condition by transitioning SDA from high to
low while SCL is high. The master device issues a STOP
condition by transitioning SDA from low to high while
SCL is high. A STOP condition frees the bus for another
transmission. The bus remains active if a REPEATED
START condition is generated, such as in the block read
protocol (see Figure 1).
Early STOP Conditions
The MAX16065/MAX16066 recognize a STOP condition
at any point during transmission except if a STOP condi-
tion occurs in the same high pulse as a START condition.
This condition is not a legal SMBus format; at least one
clock pulse must separate any START and STOP condition.
REPEATED START Conditions
A REPEATED START can be sent instead of a STOP
condition to maintain control of the bus during a read
operation. The START and REPEATED START conditions
are functionally identical.
Figure 12. START and STOP Conditions
Acknowledge
The acknowledge bit (ACK) is the 9th bit attached to any
8-bit data word. The receiving device always generates
an ACK. The MAX16065/MAX16066 generate an ACK
when receiving an address or data by pulling SDA low
during the 9th clock period (Figure 13). When transmit-
ting data, such as when the master device reads data
back from the MAX16065/MAX16066, the device waits for
the master device to generate an ACK. Monitoring ACK
allows for detection of unsuccessful data transfers. An
unsuccessful data transfer occurs if the receiving device
is busy or if a system fault has occurred. In the event of an
unsuccessful data transfer, the bus master can reattempt
communication at a later time. The MAX16065/MAX16066
generate a NACK after the command byte received dur-
ing a software reboot, while writing to the flash, or when
receiving an illegal memory address.
Slave Address
Use the slave address input, A0, to allow multiple identi-
cal devices to share the same serial bus. Connect A0 to
GND, DBP (or an external supply voltage greater than
2V), SCL, or SDA to set the device address on the bus.
See Table 27 for a listing of all possible 7-bit addresses.
The slave address can also be set to a custom value by
loading the address into register r8Bh[6:0]. See Table
26. If r8Bh[6:0] is loaded with 00h, the address is set by
input A0. Do not set the address to 09h or 7Fh to avoid
address conflicts. The slave address setting takes effect
immediately after writing to the register.
Packet Error Checking (PEC)
The MAX16065/MAX16066 feature a PEC mode that is
useful for improving the reliability of the communication
bus by detecting bit errors. By enabling PEC, an extra
40
_____________________________________________________________________________________
相关PDF资料 |
PDF描述 |
|---|---|
| MAX16067ETJ+T | IC SYSTEM MANAGER 6CH 32-TQFN |
| MAX16068ETI+T | IC SYSTEM MANAGER 6CH 28-TQFN |
| MAX1606EUA | IC REG BOOST ADJ 0.5A 8UMAX |
| MAX16070ETL+T | IC SYSTEM MANAGER 12CH 40-TQFN |
| MAX16072RS16D0+T | IC MPU SUPERVISOR CIRCUIT 4UCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX16065ETM+ | 功能描述:监控电路 12Ch Power Supply Sequencer RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟（典型值）:10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel |
| MAX16065ETM+T | 功能描述:监控电路 12Ch Power Supply Sequencer RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟（典型值）:10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel |
| MAX16065EVKIT+ | 制造商:Maxim Integrated Products 功能描述:MAX16065 EVALUATION KIT - Boxed Product (Development Kits) |
| MAX16066ETL+ | 功能描述:监控电路 8Ch Power Supply Sequencer RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟（典型值）:10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel |
| MAX16066ETL+T | 功能描述:监控电路 8Ch Power Supply Sequencer RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟（典型值）:10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。