- 您现在的位置：买卖IC网 > PDF目录17272 > MAX17480EVKIT+ (Maxim Integrated Products)EVALUATION KIT FOR MAX17480 PDF资料下载
参数资料
| 型号： | MAX17480EVKIT+ |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 34/48页 |
| 文件大小： | 0K |
| 描述： | EVALUATION KIT FOR MAX17480 |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 1 |
| 主要目的： | DC/DC，步降 |
| 输出及类型： | 3，非隔离 |
| 输入电压： | 4 ~ 26 V |
| 稳压器拓扑结构： | 降压 |
| 板类型： | 完全填充 |
| 已供物品： | 板 |
| 已用 IC / 零件： | MAX17480 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页当前第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
AMD 2-/3-Output Mobile Serial
VID Controller
For automatic startup, the battery voltage should be
present before V CC . If the controller attempts to bring
the output into regulation without the battery voltage
present, the fault latch trips. The controller remains shut
down until the fault latch is cleared by toggling SHDN
or cycling the V CC power supply below 0.5V.
If the V CC voltage drops below 4.25V, the controller
assumes that there is not enough supply voltage to
make valid decisions and could also result in the stored
boot VIDs being corrupted. As such, the MAX17480
immediately stops switching (DH_ and DL_ pulled low),
latches off, and discharges the outputs using the inter-
nal 20 ? switches from CSN_ to GND.
Notes for Figure 8:
1) The relationship between DC_IN and V DDIO is not
guaranteed. It is possible to have V DDIO powered
when DC_IN is not powered, and it is possible to
have DC_IN power up before V DDIO powers up.
2) As the V DDIO power rail comes within specification,
VDD_Plane_Strap becomes valid and SVC and SVD
are driven to the boot VID value by the processor.
The system guarantees that V DDIO is in specifica-
tion and SVC and SVD are driven to the boot VID
value for at least 10μs prior to SHDN being asserted
to the MAX17480.
3) After SHDN is asserted, the MAX17480 samples and
latches the VDD_Plane_Strap level at its GNDS1 and
GNDS2 pins when REF reaches the REFOK thresh-
old, and ramps up the voltage plane outputs to the
level indicated by the 2-bit boot VID. The boot VID is
stored in the MAX17480 for use when PGD_IN
deasserts. The MAX17480 soft-starts the output rails
to limit inrush current from the DC_IN rail. The
MAX17480 operates in pulse-skipping mode in the
boot mode regardless of PSI_L settings.
4) The MAX17480 asserts PWRGD. After PWRGD is
asserted and all system-wide voltage planes and
free-running clocks are within specification, then the
system asserts PGD_IN.
5) The processor holds the 2-bit boot VID for at least
10μs after PGD_IN is asserted.
6) The processor issues the set VID command through SVI.
7) The MAX17480 transitions the voltage planes to the
set VID. The set VID can be greater than or less
than the boot VID voltage. The MAX17480 operates
in pulse-skipping mode or forced-PWM mode
according to the PSI_L setting.
8) The chipset enforces a 1ms delay between PGD_IN
assertion and RESET_L deassertion.
PWRGD
The MAX17480 features internal power-good fault com-
parators for each SMPS. The outputs of these individual
power-good fault comparators are logically ORed to drive
the gate of the open-drain PWRGD output transistor.
Each SMPS ’s power-good fault comparator has an
upper threshold of +200mV (typ) and a lower threshold
of -300mV (typ). PWRGD goes low if the output of either
SMPS exceeds its respective threshold.
PWRGD is forced low during the startup sequence up to
20μs after the output is in regulation. The 2-bit boot VID
is stored when PWRGD goes high during the startup
sequence. PWRGD is immediately forced low when
SHDN goes low.
PWRGD is blanked high impedance while any of the
internal SMPS DACs are slewing during a VID transition,
plus an additional 20μs after the DAC transition is com-
pleted. For downward VID transitions, the upper threshold
of the particular power-good fault comparators remains
blanked until the output reaches regulation again.
PWRGD is blanked high impedance for each SMPS
whose internal DAC is in off mode, and is pulled low if
all three SMPS DACs are in off mode.
PGD_IN
After the SMPS outputs reach the boot voltage, the
MAX17480 switches to the serial-interface mode when
PGD_IN goes high. Anytime during normal operation, a
high-to-low transition on PGD_IN causes the MAX17480
to slew all three internal DACs back to the stored boot
VIDs. The SVC and SVD inputs are disabled during the
time that PGD_IN is low. The serial interface is reen-
abled when PGD_IN goes high again. Figure 9 shows
PGD_IN timing.
34
______________________________________________________________________________________
相关PDF资料 |
PDF描述 |
|---|---|
| LM4040A25IDCKRE4 | IC VREF SHUNT PREC 2.5V SC-70-5 |
| ECM25DCTN-S288 | CONN EDGECARD 50POS .156 EXTEND |
| RCC05DRTI-S13 | CONN EDGECARD 10POS .100 EXTEND |
| GBC31DCMH-S288 | CONN EDGECARD 62POS .100 EXTEND |
| RBC07DREN-S13 | CONN EDGECARD 14POS .100 EXTEND |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX17480EVKIT+ | 功能描述:电源管理IC开发工具 MAX17480 Eval Kit RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V |
| MAX17480GTL+ | 功能描述:显示驱动器和控制器 2-/3-Output Mobile erial VID Ctlr RoHS:否 制造商:Panasonic Electronic Components 工作电源电压:2.7 V to 5.5 V 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:QFN-44 封装:Reel |
| MAX17480GTL+T | 功能描述:显示驱动器和控制器 2-/3-Output Mobile erial VID Ctlr RoHS:否 制造商:Panasonic Electronic Components 工作电源电压:2.7 V to 5.5 V 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:QFN-44 封装:Reel |
| MAX17482GTL+ | 功能描述:电压模式 PWM 控制器 NDA IC RoHS:否 制造商:Texas Instruments 输出端数量:1 拓扑结构:Buck 输出电压:34 V 输出电流: 开关频率: 工作电源电压:4.5 V to 5.5 V 电源电流:600 uA 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装 / 箱体:WSON-8 封装:Reel |
| MAX17482GTL+T | 功能描述:电压模式 PWM 控制器 NDA IC RoHS:否 制造商:Texas Instruments 输出端数量:1 拓扑结构:Buck 输出电压:34 V 输出电流: 开关频率: 工作电源电压:4.5 V to 5.5 V 电源电流:600 uA 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装 / 箱体:WSON-8 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。