参数资料
型号: MAX5952CUAX+
厂商: Maxim Integrated
文件页数: 26/50页
文件大小: 1006K
描述: IC PSE CNTRLR FOR POE 36-SSOP
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 30
类型: 以太网供电控制器(PoE)
应用: 远程外设(工业控制,相机,数据访问)
内部开关:
工作温度: 0°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 36-BSOP(0.295",7.50mm 宽)
供应商设备封装: 36-SSOP
包装: 管件
High-Power, Quad, PSE Controller
for Power-Over-Ethernet
26   ______________________________________________________________________________________
Table 6. Interrupt Register
ADDRESS = 00h
SYMBOL
BIT
R/W
DESCRIPTION
SUP_FLT
7
R
Interrupt signal for supply faults. SUP_FLT is the logic OR of all the bits [7:0] in register
R0Ah/R0Bh (Table 12).
TSTR_FLT
6
R
Interrupt signal for startup failures. TSTR_FLT is the logic OR of bits [7:0] in register
R08h/R09h (Table 11).
IMAX_FLT
5
R
Interrupt signal for current-limit violations. IMAX_FLT is the logic OR of bits [3:0] in register
R06h/R07h (Table 10).
CL_END
4
R
Interrupt signal for completion of classification. CL_END is the logic OR of bits [7:4] in
register R04h/R05h (Table 9).
DET_END
3
R
Interrupt signal for completion of detection. DET_END is the logic OR of bits [3:0] in
register R04h/R05h (Table 9).
LD_DISC
2
R
Interrupt signal for load disconnection. LD_DISC is the logic OR of bits [7:4] in register
R06h/R07h (Table 10).
PG_INT
1
R
Interrupt signal for PGOOD status change. PG_INT is the logic OR of bits [7:4] in register
R02h/R03h (Table 8).
PE_INT
0
R
Interrupt signal for power-enable status change. PEN_INT is the logic OR of bits [3:0] in
register R02h/R03h (Table 8).
Table 7. Interrupt Mask Register
ADDRESS = 01h
SYMBOL
BIT
R/W
DESCRIPTION
MASK7
7
R/W
Interrupt mask bit 7. A logic-high enables the SUP_FLT interrupts. A logic-low disables the
SUP_FLT interrupts.
MASK6
6
R/W
Interrupt mask bit 6. A logic-high enables the TSTR_FLT interrupts. A logic-low disables
the TSTR_FLT interrupts.
MASK5
5
R/W
Interrupt mask bit 5. A logic-high enables the IMAX_FLT interrupts. A logic-low disables
the IMAX_FLT interrupts.
MASK4
4
R/W
Interrupt mask bit 4. A logic-high enables the CL_END interrupts. A logic-low disables the
CL_END interrupts.
MASK3
3
R/W
Interrupt mask bit 3. A logic-high enables the DET_END interrupts. A logic-low disables the
DET_END interrupts.
MASK2
2
R/W
Interrupt mask bit 2. A logic-high enables the LD_DISC interrupts. A logic-low disables the
LD_DISC interrupts.
MASK1
1
R/W
Interrupt mask bit 1. A logic-high enables the PG_INT interrupts. A logic-low disables the
PG_INT interrupts.
MASK0
0
R/W
Interrupt mask bit 0. A logic-high enables the PEN_INT interrupts. A logic-low disables the
PEN_INT interrupts.
Register Map and Description
The interrupt register (Table 6) summarizes the event
register status and is used to send an interrupt signal
(INT goes low) to the controller. Writing a 1 to R1Ah[7]
clears all interrupt and events registers. A reset sets
R00h to 00h.
INT_EN (R17h[7]) is a global interrupt mask (Table 7).
The MASK_ bits activate the corresponding interrupt
bits in register R00h. Writing a 0 to INT_EN (R17h[7])
disables the INT output.
A reset sets R01h to AAA00A00b where A is the state
of the AUTO input prior to the reset.
相关PDF资料
PDF描述
MAX5953DUTM+ IC INTERFACE 802.3AF 48TQFN
MAX5954LETX+T IC PCI EXP/HOT-PLUG CTRLR 36TQFN
MAX5955BEEE+ IC DUAL HOT-SWAP CTRLR 16-QSOP
MAX5957AETN+T IC TRPL PCI EXP/HOT-PLUG 56-TQFN
MAX5960AECS+T IC CTRLR HOT-PLUG QD 80-TQFP
相关代理商/技术参数
参数描述
MAX5952CUAX+ 功能描述:热插拔功率分布 Quad PSE Controller for POE RoHS:否 制造商:Texas Instruments 产品:Controllers & Switches 电流限制: 电源电压-最大:7 V 电源电压-最小:- 0.3 V 工作温度范围: 功率耗散: 安装风格:SMD/SMT 封装 / 箱体:MSOP-8 封装:Tube
MAX5952CUAX+T 功能描述:热插拔功率分布 Quad PSE Controller for POE RoHS:否 制造商:Texas Instruments 产品:Controllers & Switches 电流限制: 电源电压-最大:7 V 电源电压-最小:- 0.3 V 工作温度范围: 功率耗散: 安装风格:SMD/SMT 封装 / 箱体:MSOP-8 封装:Tube
MAX5952DEAX+ 制造商:Maxim Integrated Products 功能描述:- Rail/Tube
MAX5952DEAX+T 制造商:Maxim Integrated Products 功能描述:HIGH-POWER QUAD PSE CONTROLLER FOR - Tape and Reel
MAX5952DUAX+ 制造商:Maxim Integrated Products 功能描述:- Rail/Tube