参数资料
| 型号： | MAX769EEI+ |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 15/16页 |
| 文件大小： | 0K |
| 描述： | IC PAGER SYSTEM 28-QSOP |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 50 |
| 应用： | 手持/移动设备 |
| 电流 - 电源： | 4µA |
| 电源电压： | 1.5 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-QSOP |
| 供应商设备封装： | 28-QSOP |
| 包装： | 管件 |
2 or 3-Cell, Step-Up/Down,
Two-Way Pager System IC
Applications Information
Component Selection
The MAX769 requires minimal design calculation and is
optimized for the component values shown in Figure 2.
However, some flexibility in component selection is still
allowed, as described in the following text. A list of suit-
able components is provided in Table 6.
Inductor L1 is nominally 68μH, but values from 47μH to
100μH should be satisfactory. The inductor current rat-
ing should be 300mA or more if full output current
(80mA) is needed. If less output current is required, the
inductor current rating can be reduced proportionally
but should never be less than 150mA.
Inductor resistance should be minimized for best effi-
ciency, but since the MAX769 N-channel switch resis-
tance is typically 0.9 ? , efficiency does not improve
significantly for coil resistances below 0.4 ? .
Filter capacitors C1–C4 should be low-ESR types (tan-
talum or ceramic) for lowest ripple and best noise
rejection. The values shown in Figure 2 are optimized
for each output’s rated current. Lower required output
current allows smaller capacitance values.
Resistors at the LBI and RSIN inputs set the voltage at
which the LBO and RSO outputs trigger. The voltage
threshold for both LBI and RSI is 0.6V. The resistors
required to set a desired trip voltage, (Figure 2) V TRIP ,
are calculated by:
R1 = R2[(V TRIP(LBO) / 0.6) - 1]
R3 = R4[(V TRIP(LBO) / 0.6) - 1]
To minimize battery drain, use large values for R2 and
R4 (>100k ? ) in the above equations; 470k ? is a good
starting value.
from external logic (or a μP) powered from REG1, or by
open-drain logic devices that are pulled up to REG1.
Board Layout and Noise Reduction
The MAX769 makes every effort in its internal design to
minimize noise and EMI. Nevertheless, prudent layout
practices are still suggested for best performance.
Recommendations are as follows:
1) Keep trace lengths at L1, LX1, and LX2, as well as
at PGND, as short and wide as possible. Since LX1
and LX2 toggle between V BATT and V OUT at a fast
rate, minimizing the trace length serves to reduce
excess PC board area that might act as an antenna.
2) Place the filter capacitors at OUT, REG1, REG2,
and REG3 as close to their respective pins as pos-
sible (no more than 0.5mm away).
3) Consider using an inductor at L1. A shielded induc-
tor at L1 will minimize radiated noise, but may not
be essential. Toroids will also exhibit EMI perfor-
mance similar to that of shielded coils.
4) Keep the power components at the uppermost part
of the IC to minimize coupling to other parts of the
circuit. The LX1, LX2, OUT, and PGND pins are
located at the uppermost part of the IC to facilitate
PC board layout. Other pins in this area are digital
and are not affected by close proximity to switching
nodes.
5) Use a separate short, wide ground trace for PGND
and the ground side of the BATT and OUT filter
capacitors. Tie this trace to the ground plane.
Table 6. External Components
SUPPLIER PART NO. COMMENTS
INDUCTORS (68μH)
See the Low-Noise Analog Supply (REG2) section for
information on selecting R OFS .
Since LBO and RSO are open-drain outputs, pull-up
resistors are usually required. Normally these will be
pulled up to REG1. 100k ? is recommended as a com-
promise between response time and current drain,
although other values can be used. Since LBI and RSO
are high (open circuit) during normal operation, current
normally does not flow in the pull-up resistors until a
low-battery or reset event occurs.
Logic Levels
Note that since the MAX769’s internal logic is powered
from REG1, the input logic levels at the digital inputs
(DR2IN, RUN, SYNC, CS , and SDI) as well as the logic
output level of SDO are governed by the voltage at
Coilcraft
Murata
Sumida
CAPACITORS
AVX
Marcon
Sprague
TDK
DT1608C-223,
DT1608C-683
LQH4N680K
CD54-680
CDR74B-680
CD73-680
TPS series
THCR series
595D series
C3216 series
0.58 ? , 3.18mm high,
shielded
1.9 ? , 2.6mm high,
low current, low cost
0.46 ? , 4.5mm high
0.33 ? , 4.5mm high,
shielded
0.33 ? , 3.5mm high
Tantalum
Ceramic
Tantalum
Ceramic
REG1. Logic-high inputs at these pins should not
STORAGE CAPACITOR (optional at NICD pin)
exceed V REG1 . Digital inputs should either be driven
Polystor
A-10300
1.5 Farads
______________________________________________________________________________________
15
相关PDF资料 |
PDF描述 |
|---|---|
| MAX7705EPA+ | IC MPU SUPPLY MON 8-DIP |
| MAX771ESA+T | IC REG CTRLR BST PWM 8-SOIC |
| MAX774ESA+ | IC REG CTRLR INV PWM 8-SOIC |
| MAX791CSE | IC MPU SUPERVISOR CIRCUIT 16SOIC |
| MAX792MCPE | IC MPU SUPRVSRY CIRC 4.37V 16DIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX769EEI+ | 功能描述:PMIC 解决方案 2-3 Cell Step-Up/Dwn 2-Way Pgr System IC RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
| MAX769EEI+T | 功能描述:PMIC 解决方案 2-3 Cell Step-Up/Dwn 2-Way Pgr System IC RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
| MAX769EEI-T | 功能描述:PMIC 解决方案 2-3 Cell Step-Up/Dwn 2-Way Pgr System IC RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
| MAX769EVKIT | 功能描述:电源管理IC开发工具 Evaluation Kit for the MAX769 RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V |
| MAX7705CPA | 功能描述:监控电路 RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟（典型值）:10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。