- 您现在的位置：买卖IC网 > PDF目录80393 > MC68HC05F4CP (MOTOROLA INC) 8-BIT, MROM, 1.789 MHz, MICROCONTROLLER, PDIP28 PDF资料下载
参数资料
| 型号： | MC68HC05F4CP |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 1.789 MHz, MICROCONTROLLER, PDIP28 |
| 封装： | PLASTIC, DIP-28 |
| 文件页数： | 75/130页 |
| 文件大小： | 2089K |
| 代理商： | MC68HC05F4CP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页当前第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页
MC68HC05F4
MOTOROLA
5-5
CORE TIMER
5
5.3
Computer operating properly (COP) watchdog timer
The COP watchdog timer function is implemented by taking the output of the RTI circuit and
further dividing it by eight, as shown in Figure 5-1. Note that the minimum COP timeout period is
seven times the RTI period. This is because the COP will be cleared asynchronously with respect
to the value in the core timer counter register/RTI divider, hence the actual COP timeout period
will vary between 7x and 8x the RTI period. The minimum COP reset rates are shown in Table 5-2.
The COP function is a mask option, enabled or disabled during device manufacture.
If the COP circuit times out, an internal reset is generated and the normal reset vector is fetched.
A COP timeout is prevented by writing a ‘0’ to bit 0 of address $3FF0. When the COP is cleared,
only the nal divide-by-eight stage is cleared (see Figure 5-1).
5.4
Core timer during WAIT
The CPU clock halts during the WAIT mode, but the timer remains active. If the CTIMER interrupts
are enabled, then a CTIMER interrupt will cause the processor to exit the WAIT mode.
5.5
Core timer during STOP
The timer is cleared when going into STOP mode. When STOP is exited by an external interrupt
or an external reset, the internal oscillator will restart, followed by an internal processor
stabilization delay (tPORL). The timer is then cleared and operation resumes.
Table 5-2 Minimum COP reset times
Minimum COP reset at fOP frequency specied
RT1
RT0
16.384 kHz
447 kHz
895 kHz
1.789 MHz
fOP
0
7 s
256.9 ms
128.45 ms
64.19 ms
7 x RTI rate
0
1
14 s
513.8 ms
256.9 ms
128.45 ms
7 x RTI rate
1
0
28 s
1.03 s
513.8 s
256.9 ms
7 x RTI rate
1
56 s
2.06 s
1.03 s
513.8 ms
7 x RTI rate
TPG
45
05F4Book Page 5 Tuesday, August 5, 1997 1:10 pm
相关PDF资料 |
PDF描述 |
|---|---|
| MK2731-04S | 36.864 MHz, VIDEO CLOCK GENERATOR, PDSO16 |
| MC68HC11F1CFN4R2 | 8-BIT, EEPROM, 4 MHz, MICROCONTROLLER, PQCC68 |
| MC68HC11KS1CFN3 | 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PQCC68 |
| MB90F548GPF | 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP100 |
| MPD78C11AGQA-XXX-36 | 8-BIT, MROM, 15 MHz, MICROCONTROLLER, PZIP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68HC05F5 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC05F6 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:MCU with DTMF/melody generator |
| MC68HC05F6P | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| MC68HC05F8 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor(HCMOS) microcontroller unit |
| MC68HC05J1 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:HCMOS MICROCONTROLLER UNIT |
发布紧急采购，3分钟左右您将得到回复。