- 您现在的位置：买卖IC网 > PDF目录80393 > MC68HC05F4CP (MOTOROLA INC) 8-BIT, MROM, 1.789 MHz, MICROCONTROLLER, PDIP28 PDF资料下载
参数资料
| 型号： | MC68HC05F4CP |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 1.789 MHz, MICROCONTROLLER, PDIP28 |
| 封装： | PLASTIC, DIP-28 |
| 文件页数： | 90/130页 |
| 文件大小： | 2089K |
| 代理商： | MC68HC05F4CP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页当前第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页
MOTOROLA
6-12
MC68HC05F4
16-BIT PROGRAMMABLE TIMER
6
The purpose of this procedure is to prevent the OC1F bit from being set between the time it is read
and the write to the corresponding output compare register.
All bits of the output compare register are readable and writable and are not altered by the timer
hardware or reset. If the compare function is not needed, the two bytes of the output compare
register can be used as storage locations.
6.4.2
Output compare register 2 (OCR2)
The 16-bit output compare register 2 is made up of two 8-bit registers at locations $0026 (MSB)
and $0027 (LSB). The contents of the output compare register 2 are compared with the contents
of the free-running counter continually and, if a match is found, the corresponding output compare
ag (OC2F) in the timer status register is set. If the timer compare 2 output enable bit (CO2E) is
set, the output level (OLVL2) is transferred to pin TCMP2. The output compare register 2 values
and the output level bit should be changed after each successful comparison to establish a new
elapsed timeout. An interrupt can also accompany a successful output compare provided the
corresponding interrupt enable bit (OC2IE) is set. (The free-running counter is updated every four
internal bus clock cycles.)
After a processor write cycle to the output compare register 2 containing the MSB ($0026), the
output compare function is inhibited until the LSB ($0027) is also written. The user must write both
bytes (locations) if the MSB is written rst. A write made only to the LSB ($0027) will not inhibit the
compare 2 function. The processor can write to either byte of the output compare register 2 without
affecting the other byte. If the timer compare output enable bit (CO2E) is set, the output level
(OLVL2) bit is clocked to the output level register and hence to the TCMP2 pin whether the output
compare 2 ag (OC2F) is set or clear. The minimum time required to update the output compare
register 2 is a function of the program rather than the internal hardware. Because the output
compare 2 ag and the output compare register 2 are not dened at power on, and not affected
by reset, care must be taken when initializing output compare functions with software. The
following procedure is recommended:
–
Write to output compare 2 high to inhibit further compares;
–
Read the timer status register to clear OC2F (if set);
–
Write to output compare 2 low to enable the output compare 2 function.
The purpose of this procedure is to prevent the OC2F bit from being set between the time it is read
and the write to the corresponding output compare register.
All bits of the output compare register are readable and writable and are not altered by the timer
hardware or reset. If the compare function is not needed, the two bytes of the output compare
register can be used as storage locations.
Address
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
State
on reset
Output compare 2 high (OCR2H)
$0026
Undened
Output compare 2 low (OCR2H)
$0027
Undened
TPG
58
05F4Book Page 12 Tuesday, August 5, 1997 1:10 pm
相关PDF资料 |
PDF描述 |
|---|---|
| MK2731-04S | 36.864 MHz, VIDEO CLOCK GENERATOR, PDSO16 |
| MC68HC11F1CFN4R2 | 8-BIT, EEPROM, 4 MHz, MICROCONTROLLER, PQCC68 |
| MC68HC11KS1CFN3 | 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PQCC68 |
| MB90F548GPF | 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP100 |
| MPD78C11AGQA-XXX-36 | 8-BIT, MROM, 15 MHz, MICROCONTROLLER, PZIP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68HC05F5 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC05F6 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:MCU with DTMF/melody generator |
| MC68HC05F6P | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| MC68HC05F8 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor(HCMOS) microcontroller unit |
| MC68HC05J1 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:HCMOS MICROCONTROLLER UNIT |
发布紧急采购，3分钟左右您将得到回复。