- 您现在的位置：买卖IC网 > PDF目录11943 > MC68HC705C9AFNE (Freescale Semiconductor)IC MCU 8BIT 44-PLCC PDF资料下载
参数资料
| 型号： | MC68HC705C9AFNE |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 26/118页 |
| 文件大小： | 0K |
| 描述： | IC MCU 8BIT 44-PLCC |
| 标准包装： | 26 |
| 系列： | HC05 |
| 核心处理器： | HC05 |
| 芯体尺寸： | 8-位 |
| 速度： | 2.1MHz |
| 连通性： | SCI，SPI |
| 外围设备： | POR，WDT |
| 输入/输出数： | 24 |
| 程序存储器容量： | 16KB（16K x 8） |
| 程序存储器类型： | OTP |
| RAM 容量： | 352 x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 3 V ~ 5.5 V |
| 振荡器型： | 内部 |
| 工作温度： | 0°C ~ 70°C |
| 封装/外壳： | 44-LCC（J 形引线） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页
Configuration Options
MC68HC05C9A Advance Information Data Sheet, Rev. 4.1
Freescale Semiconductor
15
1.3 Configuration Options
The options and functions of the MC68HC705C9A can be configured to emulate either the
MC68HC05C9A or the MC68HC05C12A.
The ROM device MC68HC05C9A has eight ROM mask options to select external interrupt/internal pullup
capability on each of the eight port B bits. Other optional features are controlled by software addressable
registers during operation of the microcontroller. These features are IRQ sensitivity and memory map
configuration.
On the ROM device MC68HC05C12A, all optional features are controlled by ROM mask options. These
features are the eight port B interrupt/pullup options, IRQ sensitivity, STOP instruction disable, and COP
enable.
On the MC68HC705C9A the ROM mask options of the MC68HC05C9A and the MC68HC05C12A are
controlled by mask option registers (MORs). The MORs are EPROM registers which must be
programmed appropriately prior to operation of the microcontroller. The software options of the
MC68HC05C9A are implemented by identical software registers in the MC68HC705C9A.
When configured as an MC68HC05C9A:
The entire 16K memory map of the C9A is enabled, including dual-mapped RAM and EPROM at
locations $0020–$004F and $0100–$017F.
C12A options in the C12MOR ($3FF1) are disabled.
The C9A option register ($3FDF) is enabled, allowing software control over the IRQ sensitivity and
the memory map configuration.
The C9A COP reset register ($001D) and the C9A COP control register ($001E) are enabled,
allowing software control over the C9A COP and clock monitor.
The C12 COP clear register ($3FF0) is disabled.
The port D data direction register ($0007) is enabled, allowing output capability on the seven port
D pins.
SPI output signals (MOSI, MISO, and SCK) require the corresponding bits in the port D data
direction register to be set for output.
The port D wire-OR mode control bit (bit 5 of SPCR $000A) is enabled, allowing open-drain
configuration of port D.
The RESET pin becomes bidirectional; this pin is driven low by a C9A COP or clock monitor
timeout or during power-on reset.
When configured as an MC68HC05C12A:
Memory locations $0100–$0FFF are disabled, creating a memory map identical to the
MC68HC05C12A.
C12A options in the C12MOR ($3FF1) are enabled; these bits control IRQ sensitivity, STOP
instruction disable and C12 COP enable.
The C9A option register ($3FDF) is disabled, preventing software control over the IRQ sensitivity
and the memory map configuration.
The C9A COP reset register ($001D) and the C9A COP control register ($001E) are disabled,
preventing software control over the C9A COP and clock monitor.
The C12 COP clear register ($3FF0) is enabled; this write-only register is used to clear the C12
COP.
相关PDF资料 |
PDF描述 |
|---|---|
| VI-B5N-CU-F2 | CONVERTER MOD DC/DC 18.5V 200W |
| MC68HC705C8AVFNE | IC MCU 8BIT 44-PLCC |
| VJ1825Y823JBGAT4X | CAP CER 0.082UF 1KV 5% X7R 1825 |
| VI-B5M-CU-F3 | CONVERTER MOD DC/DC 10V 200W |
| MC68HCP11E0FNE | IC MCU 8BIT 52-PLCC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68HC705C9AVFNE | 功能描述:8位微控制器 -MCU 8B MCU 352 BYTES RAM RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| MC68HC705E6CDW | 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述: |
| MC68HC705G1B | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC68HC705J1A | 制造商:Freescale Semiconductor 功能描述: |
| MC68HC705J1ACDW | 功能描述:IC MCU 4MHZ 1.2K OTP 20-SOIC RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:HC05 其它有关文件:STM32F101T8 View All Specifications 特色产品:STM32 32-bit Cortex MCUs 标准包装:490 系列:STM32 F1 核心处理器:ARM? Cortex?-M3 芯体尺寸:32-位 速度:36MHz 连通性:I²C，IrDA，LIN，SPI，UART/USART 外围设备:DMA，PDR，POR，PVD，PWM，温度传感器，WDT 输入/输出数:26 程序存储器容量:64KB（64K x 8） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:10K x 8 电压 - 电源 (Vcc/Vdd):2 V ~ 3.6 V 数据转换器:A/D 10x12b 振荡器型:内部 工作温度:-40°C ~ 85°C 封装/外壳:36-VFQFN，36-VFQFPN 包装:托盘 配用:497-10030-ND - STARTER KIT FOR STM32497-8853-ND - BOARD DEMO STM32 UNIV USB-UUSCIKSDKSTM32-PL-ND - KIT IAR KICKSTART STM32 CORTEXM3497-8512-ND - KIT STARTER FOR STM32F10XE MCU497-8505-ND - KIT STARTER FOR STM32F10XE MCU497-8304-ND - KIT STM32 MOTOR DRIVER BLDC497-6438-ND - BOARD EVALUTION FOR STM32 512K497-6289-ND - KIT PERFORMANCE STICK FOR STM32MCBSTM32UME-ND - BOARD EVAL MCBSTM32 + ULINK-MEMCBSTM32U-ND - BOARD EVAL MCBSTM32 + ULINK2更多... 其它名称:497-9032STM32F101T8U6-ND |
发布紧急采购，3分钟左右您将得到回复。