参数资料
型号: MC68HC705F8B
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 微控制器/微处理器
英文描述: 8-BIT, OTPROM, 1.8 MHz, MICROCONTROLLER, PDIP56
封装: PLASTIC, SDIP-56
文件页数: 93/126页
文件大小: 1084K
代理商: MC68HC705F8B
MC68HC05F8
MOTOROLA
7-5
SERIAL PERIPHERAL INTERFACE
7
status register bit (SPIF) is set to a logic one. It does not inhibit the setting of a status bit. The
SPIE bit is cleared by reset.
SPE - Serial Peripheral Enable
When set, this bit enables the Serial I/O Port and initializes the Port D DDR such that PD5 (SDO)
is output, PD6 (SDI) is input and PD7 (SCK) is input (Slave Mode only). The Port D DDR can be
subsequently altered as the application requires and the Port D data register (except for PD5) can
be manipulated as usual, however these actions could affect the transmitted or received data.
When SPE is cleared, Port D reverts to standard parallel I/O without
affecting the Port D data
register or DDR. SPE can be read or written any time, but clearing SPE while a transmission is in
progress will abort the transmission, reset the bit count and return Port D to its normal I/O function.
Reset clears this bit.
MSTR - Master Bit
When set, this bit congures the SPI for Master Mode. This means that the transmission is initiated
by a write to the data register and the SCK pin becomes an output providing a synchronous data
clock at a xed rate of E clock divided by 4. While the device is in Master Mode, the SDO and SDI
pins do not change function. These pins behave exactly as they would in Slave Mode. Reset clears
this bit and congures the SPI for Slave operation. MSTR may be set at any time regardless of the
state of SPE. Clearing MSTR will abort any transmission in progress.
7.4.2
SPI Status Register (SPSR)
SPIF - Serial Peripheral Interface Flag
The serial peripheral data transfer ag bit noties the user that a data transfer between the device
and an external device has been completed. With the completion of the data transfer, SPIF is set,
and if SPIE is set, a serial peripheral interrupt (SPI) is generated. During the clock cycle that SPIF
is being set, a copy of the received data byte in the shift register is moved to a buffer. When the
data register is read, it is the buffer that is read.
The transfer of data is initiated by the master device writing its serial peripheral data register.
Clearing the SPIF bit is accomplished by a software sequence of accessing the serial peripheral
status register while SPIF is set and followed by a write to or a read of the serial peripheral data
register. While SPIF is set, all writes to the serial peripheral data register are inhibited until the
serial peripheral status register is read. This occurs in the master device. In the slave device, SPIF
can be cleared before the second SPIF in order to prevent an overrun condition. The SPIF bit is
cleared by reset.
Address
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
State
on reset
$11
SPIF
DCOL
00-- ----
TPG
67
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
In
c
..
.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
相关PDF资料
PDF描述
MC68HC705SJ7CDW 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDSO20
MC68HC908JK3EMDW 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO20
MC68HC05C9AB 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP42
MC68HC705KJ1C 8-BIT, OTPROM, 4 MHz, MICROCONTROLLER, PDIP16
MC68HC908LK24CPB 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP64
相关代理商/技术参数
参数描述
MC68HC705G1B 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC68HC705J1A 制造商:Freescale Semiconductor 功能描述:
MC68HC705J1ACDW 功能描述:IC MCU 4MHZ 1.2K OTP 20-SOIC RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微控制器, 系列:HC05 其它有关文件:STM32F101T8 View All Specifications 特色产品:STM32 32-bit Cortex MCUs 标准包装:490 系列:STM32 F1 核心处理器:ARM? Cortex?-M3 芯体尺寸:32-位 速度:36MHz 连通性:I²C,IrDA,LIN,SPI,UART/USART 外围设备:DMA,PDR,POR,PVD,PWM,温度传感器,WDT 输入/输出数:26 程序存储器容量:64KB(64K x 8) 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:10K x 8 电压 - 电源 (Vcc/Vdd):2 V ~ 3.6 V 数据转换器:A/D 10x12b 振荡器型:内部 工作温度:-40°C ~ 85°C 封装/外壳:36-VFQFN,36-VFQFPN 包装:托盘 配用:497-10030-ND - STARTER KIT FOR STM32497-8853-ND - BOARD DEMO STM32 UNIV USB-UUSCIKSDKSTM32-PL-ND - KIT IAR KICKSTART STM32 CORTEXM3497-8512-ND - KIT STARTER FOR STM32F10XE MCU497-8505-ND - KIT STARTER FOR STM32F10XE MCU497-8304-ND - KIT STM32 MOTOR DRIVER BLDC497-6438-ND - BOARD EVALUTION FOR STM32 512K497-6289-ND - KIT PERFORMANCE STICK FOR STM32MCBSTM32UME-ND - BOARD EVAL MCBSTM32 + ULINK-MEMCBSTM32U-ND - BOARD EVAL MCBSTM32 + ULINK2更多... 其它名称:497-9032STM32F101T8U6-ND
MC68HC705J1ACP 功能描述:IC MCU 4MHZ 1.2K OTP 20-DIP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微控制器, 系列:HC05 其它有关文件:STM32F101T8 View All Specifications 特色产品:STM32 32-bit Cortex MCUs 标准包装:490 系列:STM32 F1 核心处理器:ARM? Cortex?-M3 芯体尺寸:32-位 速度:36MHz 连通性:I²C,IrDA,LIN,SPI,UART/USART 外围设备:DMA,PDR,POR,PVD,PWM,温度传感器,WDT 输入/输出数:26 程序存储器容量:64KB(64K x 8) 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:10K x 8 电压 - 电源 (Vcc/Vdd):2 V ~ 3.6 V 数据转换器:A/D 10x12b 振荡器型:内部 工作温度:-40°C ~ 85°C 封装/外壳:36-VFQFN,36-VFQFPN 包装:托盘 配用:497-10030-ND - STARTER KIT FOR STM32497-8853-ND - BOARD DEMO STM32 UNIV USB-UUSCIKSDKSTM32-PL-ND - KIT IAR KICKSTART STM32 CORTEXM3497-8512-ND - KIT STARTER FOR STM32F10XE MCU497-8505-ND - KIT STARTER FOR STM32F10XE MCU497-8304-ND - KIT STM32 MOTOR DRIVER BLDC497-6438-ND - BOARD EVALUTION FOR STM32 512K497-6289-ND - KIT PERFORMANCE STICK FOR STM32MCBSTM32UME-ND - BOARD EVAL MCBSTM32 + ULINK-MEMCBSTM32U-ND - BOARD EVAL MCBSTM32 + ULINK2更多... 其它名称:497-9032STM32F101T8U6-ND
MC68HC705J1ACPE 功能描述:8位微控制器 -MCU HCO5 CORE+1.2K RAM + EPR RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT