- 您现在的位置：买卖IC网 > PDF目录69028 > MC68HC705G1FU (MOTOROLA INC) 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQFP64 PDF资料下载
参数资料
| 型号： | MC68HC705G1FU |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQFP64 |
| 封装： | QFP-64 |
| 文件页数： | 102/124页 |
| 文件大小： | 732K |
| 代理商： | MC68HC705G1FU |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页当前第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页
MC68HC05G1
MOTOROLA
8-13
SERIAL PERIPHERAL INTERFACE
8
8.5
SPI during Wait Mode
When the MCU enters the wait mode, the CPU clock is halted. All CPU action is suspended;
however, the SPI system remain active. In fact an interrupt from the SPI (in addition to a logic low
on the IRQ, INT1, INT2, RTC, or a logic low on the RESET pin or a power on reset) causes the
processor to exit the wait mode.
8.6
SPI during Stop Mode
When the processor executes the STOP instruction, the internal oscillator is turned off. This halts
all internal CPU processing, including the operation of the serial peripheral interface. The only way
for the MCU to “wake-up¨ from the stop mode is by receipt of an external interrupt (logic low on
IRQ, INT1, INT2), RTC, or the detection of a reset (logic low on RESET pin or a power-on reset).
When the MCU enters the stop mode, the baud rate generator which drives the SPI shuts down.
This essentially stops all master mode SPI operation; the master SPI is unable to transmit or
receive any data. If the STOP instruction is executed during an SPI transfer, that transfer is halted
until the MCU exits the stop mode (provided it is an exit resulting from a logic low on the IRQ, INT1,
INT2 pin, interrupt from keyboard or RTC or by the detection of a reset of logic low on reset pin or
a power on reset). If the stop mode is exited by a reset, then the appropriate control/status bits are
cleared and the SPI is disabled. If the device is in the slave mode when the STOP instruction is
executed, the slave SPI will still operate. It can still accept data and clock information in addition
to transmitting its own data back to a master device.
Since the MC68HC05 is the bus master, it internally controls the function of its MOSI and MISO
lines; thus writing data to the slave devices on the MOSI and reading data from the slave devices
on the MISO lines. The master device selects the individual slave devices by using four pins of a
parallel port to control the four SS pins of the slave devices. A slave device is selected when the
master device pulls its SS pin low. The SS pins are pulled high during reset since the master
device ports will be forced to be inputs at that time, thus disabling the slave devices. Note that the
master can enable all slaves when writing to them, but can only read from one slave at a time. This
is to prevent bus contention on the MISO line.
Example: in a one master, three slaves system, the master writes to the three slaves’ display driver
to clear a display with a single I/O operation. To ensure that proper data transmission between the
master device and a slave device, the master device may have the slave device responding with
a data byte previously sent by the master (this data byte could be inverted or at least be a byte
that is different from the last one sent by the master device). The master device will always receive
the byte back from the slave device if all MISO and MOSI lines are connected and the slave has
not written to its data I/O register. Other transmission protocols may be dened using ports for
handshake lines or data bytes with command elds.
A multi-master system may also be congured by the user. A system of this type is shown in
Figure 8-1(b). An exchange of master control could be implemented using a handshake method
TPG
75
相关PDF资料 |
PDF描述 |
|---|---|
| MC68HC05G1B | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56 |
| MC68HC705JB2DW | 8-BIT, OTPROM, 3 MHz, MICROCONTROLLER, PDSO20 |
| MC68HC705JB2P | 8-BIT, OTPROM, 3 MHz, MICROCONTROLLER, PDIP20 |
| MC68HC705JB4P | 8-BIT, OTPROM, 3 MHz, MICROCONTROLLER, PDIP28 |
| MC68HC705K1CDW | 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PDSO16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68HC705J1A | 制造商:Freescale Semiconductor 功能描述: |
| MC68HC705J1ACDW | 功能描述:IC MCU 4MHZ 1.2K OTP 20-SOIC RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:HC05 其它有关文件:STM32F101T8 View All Specifications 特色产品:STM32 32-bit Cortex MCUs 标准包装:490 系列:STM32 F1 核心处理器:ARM? Cortex?-M3 芯体尺寸:32-位 速度:36MHz 连通性:I²C，IrDA，LIN，SPI，UART/USART 外围设备:DMA，PDR，POR，PVD，PWM，温度传感器，WDT 输入/输出数:26 程序存储器容量:64KB（64K x 8） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:10K x 8 电压 - 电源 (Vcc/Vdd):2 V ~ 3.6 V 数据转换器:A/D 10x12b 振荡器型:内部 工作温度:-40°C ~ 85°C 封装/外壳:36-VFQFN，36-VFQFPN 包装:托盘 配用:497-10030-ND - STARTER KIT FOR STM32497-8853-ND - BOARD DEMO STM32 UNIV USB-UUSCIKSDKSTM32-PL-ND - KIT IAR KICKSTART STM32 CORTEXM3497-8512-ND - KIT STARTER FOR STM32F10XE MCU497-8505-ND - KIT STARTER FOR STM32F10XE MCU497-8304-ND - KIT STM32 MOTOR DRIVER BLDC497-6438-ND - BOARD EVALUTION FOR STM32 512K497-6289-ND - KIT PERFORMANCE STICK FOR STM32MCBSTM32UME-ND - BOARD EVAL MCBSTM32 + ULINK-MEMCBSTM32U-ND - BOARD EVAL MCBSTM32 + ULINK2更多... 其它名称:497-9032STM32F101T8U6-ND |
| MC68HC705J1ACP | 功能描述:IC MCU 4MHZ 1.2K OTP 20-DIP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:HC05 其它有关文件:STM32F101T8 View All Specifications 特色产品:STM32 32-bit Cortex MCUs 标准包装:490 系列:STM32 F1 核心处理器:ARM? Cortex?-M3 芯体尺寸:32-位 速度:36MHz 连通性:I²C，IrDA，LIN，SPI，UART/USART 外围设备:DMA，PDR，POR，PVD，PWM，温度传感器，WDT 输入/输出数:26 程序存储器容量:64KB（64K x 8） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:10K x 8 电压 - 电源 (Vcc/Vdd):2 V ~ 3.6 V 数据转换器:A/D 10x12b 振荡器型:内部 工作温度:-40°C ~ 85°C 封装/外壳:36-VFQFN，36-VFQFPN 包装:托盘 配用:497-10030-ND - STARTER KIT FOR STM32497-8853-ND - BOARD DEMO STM32 UNIV USB-UUSCIKSDKSTM32-PL-ND - KIT IAR KICKSTART STM32 CORTEXM3497-8512-ND - KIT STARTER FOR STM32F10XE MCU497-8505-ND - KIT STARTER FOR STM32F10XE MCU497-8304-ND - KIT STM32 MOTOR DRIVER BLDC497-6438-ND - BOARD EVALUTION FOR STM32 512K497-6289-ND - KIT PERFORMANCE STICK FOR STM32MCBSTM32UME-ND - BOARD EVAL MCBSTM32 + ULINK-MEMCBSTM32U-ND - BOARD EVAL MCBSTM32 + ULINK2更多... 其它名称:497-9032STM32F101T8U6-ND |
| MC68HC705J1ACPE | 功能描述:8位微控制器 -MCU HCO5 CORE+1.2K RAM + EPR RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| MC68HC705J2CDW | 制造商:Motorola Inc 功能描述: 制造商:Motorola Inc 功能描述:MicroController, 8-Bit, 20 Pin, Plastic, SOP |
发布紧急采购，3分钟左右您将得到回复。