MC705C9ACPE (Freescale) PDF资料下载 Datasheet(62/118 页)

您现在的位置：买卖IC网 > PDF目录11944 > MC705C9ACPE (Freescale Semiconductor)IC MCU 2.1MHZ 16K OTP 40-DIP PDF资料下载

参数资料

Input/Output (I/O) Ports

MC68HC05C9A Advance Information Data Sheet, Rev. 4.1

Freescale Semiconductor

7.3 Port B

Port B is an 8-bit bidirectional port. The port B data register is at $0001 and the data direction register

(DDR) is at $0005. The contents of the port B data register are indeterminate at initial powerup and must

be initialized by user software. Reset does not affect the data registers, but clears the data direction

registers, thereby returning the ports to inputs. Writing a 1 to a DDR bit sets the corresponding port pin to

output mode. Each of the port B pins has an optional external interrupt capability that can be enabled by

programming the corresponding bit in the port B mask option register ($3FF0).

The interrupt option also enables a pullup device when the pin is configured as an input. The edge or

edge- and level-sensitivity of the IRQ pin will also pertain to the enabled port B pins. Care needs to be

taken when using port B pins that have the pullup enabled. Before switching from an output to an input,

the data should be preconditioned to a 1 to prevent an interrupt from occurring. The port B logic is shown

7.4 Port C

Port C is an 8-bit bidirectional port. The port C data register is at $0002 and the data direction register

(DDR) is at $0006. The contents of the port C data register are indeterminate at initial powerup and must

be initialized by user software. Reset does not affect the data registers, but clears the data direction

registers, thereby returning the ports to inputs. Writing a 1 to a DDR bit sets the corresponding port bit to

output mode. PC7 has a high current sink and source capability. Figure 7-1 is also applicable to port C.

7.5 Port D

When configured as a C9A, port D is a 7-bit bidirectional port; when configured as a C12A, port D is a

7-bit fixed input port. Four of its pins are shared with the SPI subsystem and two more are shared with

the SCI subsystem. The contents of the port D data register are indeterminate at initial powerup and must

be initialized by user software. During reset all seven bits become valid input ports because the C9A DDR

bits are cleared and the special function output drivers associated with the SCI and SPI subsystems are

disabled, thereby returning the ports to inputs. Writing a 1 to a DDR bit sets the corresponding port bit to

output mode only when configured as a C9A.

相关代理商/技术参数	参数描述
MC705E6CDWE	制造商:Freescale Semiconductor 功能描述:
MC705J1A	制造商:Freescale Semiconductor 功能描述:
MC705J1ACDWE	功能描述:8位微控制器 -MCU HCO5 CORE+1.2K RAM + EPR RoHS:否制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
MC705J1ACDWE	制造商:Freescale Semiconductor 功能描述:8-Bit Microcontroller IC
MC705JJ7CDWE	功能描述:8位微控制器 -MCU 705JJ7 224 BYTES RAM RoHS:否制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT

发布紧急采购，3分钟左右您将得到回复。

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购