收藏本站
参数资料
型号： MC705C9ACPE
厂商： Freescale Semiconductor
文件页数： 91/118页
文件大小： 0K
描述： IC MCU 2.1MHZ 16K OTP 40-DIP
标准包装： 9
系列： HC05
核心处理器： HC05
芯体尺寸： 8-位
速度： 2.1MHz
连通性： SCI，SPI
外围设备： POR，WDT
输入/输出数： 24
程序存储器容量： 16KB（16K x 8）
程序存储器类型： OTP
RAM 容量： 352 x 8
电压 - 电源 (Vcc/Vdd)： 3 V ~ 5.5 V
振荡器型： 内部
工作温度： -40°C ~ 85°C
封装/外壳： 40-DIP（0.600"，15.24mm）
包装： 管件
Serial Peripheral Interface (SPI)
MC68HC05C9A Advance Information Data Sheet, Rev. 4.1
74
Freescale Semiconductor
The SPI is double buffered on read, but not on write. If a write is performed during data transfer, the
transfer occurs uninterrupted, and the write will be unsuccessful. This condition will cause the write
collision (WCOL) status bit in the SPSR to be set. After a data byte is shifted, the SPIF flag of the SPSR
is set.
In the master mode, the SCK pin is an output. It idles high or low, depending on the CPOL bit in the SPCR,
until data is written to the shift register, at which point eight clocks are generated to shift the eight bits of
data and then SCK goes idle again.
In a slave mode, the slave select start logic receives a logic low at the SS pin and a clock at the SCK pin.
Thus, the slave is synchronized with the master. Data from the master is received serially at the MOSI
line and loads the 8-bit shift register. After the 8-bit shift register is loaded, its data is parallel transferred
to the read buffer. During a write cycle, data is written into the shift register, then the slave waits for a clock
train from the master to shift the data out on the slave’s MISO line.
Figure 10-3 illustrates the MOSI, MISO, SCK, and SS master-slave interconnections.
Figure 10-3. Serial Peripheral Interface Master-Slave Interconnection
10.5 SPI Registers
Three registers in the SPI provide control, status, and data storage functions. These registers are called
the serial peripheral control register (SPCR), serial peripheral status register (SPSR), and serial
peripheral data I/O register (SPDR) and are described in the following paragraphs.
10.5.1 Serial Peripheral Control Register
The SPI control register (SPCR), shown in Figure 10-4, controls these functions:
Enables SPI interrupts
Enables the SPI system
Selects between standard CMOS or open drain outputs for port D (C9A mode only)
Selects between master mode and slave mode
Controls the clock/data relationship between master and slave
Determines the idle level of the clock pin
SPI SHIFT REGISTER
7 6 5 4 3 2 1 0
SPI SHIFT REGISTER
7 6 5 4 3 2 1 0
SPDR ($000C)
PD3/MOSI
PD2/MISO
PD5/SS
PD4/SCK
MASTER MCU
SLAVE MCU
I/O PORT
相关PDF资料
PDF描述
2-6457567-2 ADPTR,DUP,LC,SR BLU,CER,LOGO
V24A28T400BF3 CONVERTER MOD DC/DC 28V 400W
V24A28T400BF2 CONVERTER MOD DC/DC 28V 400W
V24A24T400BG3 CONVERTER MOD DC/DC 24V 400W
V24A24T400BG2 CONVERTER MOD DC/DC 24V 400W
相关代理商/技术参数
参数描述
MC705E6CDWE 制造商:Freescale Semiconductor 功能描述:
MC705J1A 制造商:Freescale Semiconductor 功能描述:
MC705J1ACDWE 功能描述:8位微控制器 -MCU HCO5 CORE+1.2K RAM + EPR RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
MC705J1ACDWE 制造商:Freescale Semiconductor 功能描述:8-Bit Microcontroller IC
MC705JJ7CDWE 功能描述:8位微控制器 -MCU 705JJ7 224 BYTES RAM RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*