- 您现在的位置：买卖IC网 > PDF目录26811 > MC88915TFN70 (FREESCALE SEMICONDUCTOR INC) 88915 SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PQCC28 PDF资料下载
参数资料
| 型号： | MC88915TFN70 |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 时钟及定时 |
| 英文描述： | 88915 SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PQCC28 |
| 封装： | PLASTIC, LCC-28 |
| 文件页数： | 16/18页 |
| 文件大小： | 401K |
| 代理商： | MC88915TFN70 |
MC88915T
32
FREESCALE SEMICONDUCTOR ADVANCED CLOCK DRIVERS DEVICE DATA
MC88915TFN100 (Continued)
Table 11. AC Characteristics (TA = –40°C to +85°C, VCC = 5.0 V ± 5%, Load = 50 Terminated to VCC/2)
Symbol
Parameter
Min
Max
Unit
Condition
tRISE/FALL
Outputs
Rise/Fall Time, All Outputs
(Between 0.2 VCC and 0.8 VCC)
1.0
2.5
ns
Into a 50
Load
Terminated to VCC/2
tRISE/FALL1
2X_Q Output
1. These specifications are not tested. They are guaranteed by statistical characterization. See AC specification Note 1.
Rise/Fall Time into a 20 pF Load, with Termination
Specified in Note2
2. tCYCLE in this spec is 1/Frequency at which the particular output is running.
0.5
1.6
ns
tRISE: 0.8 V – 2.0 V
tFALL: 2.0 V – 0.8 V
tPULSEWIDTH1
(Q0–Q4, Q5, Q/2)
Output Pulse Width: Q0, Q1, Q2, Q4, Q4,
Q5, Q/2 @ VCC/2
0.5 tCYCLE – 0.52 0.5 tCYCLE + 0.52
ns
Into a 50
Load
Terminated to VCC/2
tPULSEWIDTH1
(2X_Q Output)
Output Pulse Width: 2X_Q @ 1.5 V
0.5 tCYCLE – 0.52 0.5 tCYCLE + 0.52
ns
Must Use Termination
Specified in Note2
tPULSEWIDTH1
(2X_Q Output)
Output Pulse Width:
40 – 49 MHz
2X_Q @ VCC/2
50 – 65 MHz
66 – 100 MHz
0.5 tCYCLE – 1.52
0.5 tCYCLE – 1.0
0.5 tCYCLE – 0.5
0.5 tCYCLE + 1.52
0.5 tCYCLE + 1.0
0.5 tCYCLE + 0.5
ns
Into a 50
Load
Terminated to VCC/2
tPD1,3
SYNC Feedback
3. The tPD specification’s min/max values may shift closer to zero if a larger pullup resistor is used.
SYNC Input to Feedback Delay
(Measured at SYNC0 or 1
and FEEDBACK Input Pins)
(With 1 M
from RC1 to An VCC)
ns
Detailed Explanation
4. Under equally loaded conditions and at a fixed temperature and voltage.
–1.05
–0.30
(With 1 M
from RC1 to An GND)
+1.25
+3.25
tSKEWr1,4
(Rising)5
5. With VCC fully powered on, and an output properly connected to the FEEDBACK pin. tLOCK maximum is with C1 = 0.1 F, tLOCK minimum is with
C1 = 0.01
F.
Output-to-Output Skew Between Outputs Q0–Q4,
Q/2 (Rising Edges Only)
—
500
ps
All Outputs into a Matched
50
Load Terminated to
VCC/2
tSKEWf1,4
(Falling)
Output-to-Output Skew Between Outputs Q0–Q4
(Falling Edges Only)
—
500
ps
All Outputs into a Matched
50
Load Terminated to
VCC/2
tSKEWall1,4
Output-to-Output Skew 2X_Q, Q/2, Q0–Q4 Rising,
Q5 Falling
—
750
ps
All Outputs into a Matched
50
Load Terminated to
VCC/2
tLOCK5
Time Required to Acquire Phase-Lock from Time
SYNC Input Signal is Received
1.0
10
ms
Also Time to LOCK
Indicator High
tPZL6
6. The tPZL, tPHZ, tPLZ minimum and maximum specifications are estimates. The final guaranteed values will be available when “MC” status is
reached.
Output Enable Time OE/RST to 2X_Q, Q0–Q4,
Q5, and Q/2
3.0
14
ns
Measured with the PLL_EN
Pin Low
tPHZ, tPLZ6
Output Disable Time OE/RST to 2X_Q, Q0–Q4,
Q5, and Q/2
3.0
14
ns
Measured with the PLL_EN
Pin Low
相关PDF资料 |
PDF描述 |
|---|---|
| MC88916DW70 | 88916 SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PDSO20 |
| MC88921DW | 88921 SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20 |
| MC88LV915TFN | 88LV SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PQCC28 |
| MC88LV926DW | 88LV SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PDSO20 |
| MD2FLDL-TTL-35G | ACTIVE DELAY LINE, TRUE OUTPUT, DSO6 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC88915TFN70R2 | 功能描述:IC DRIVER CLK PLL 70MHZ 28-PLCC RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:* |
| MC88916 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:LOW SKEW CMOS PLL CLOCK DRIVER WITH PROCESSOR RESET |
| MC88916DW | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:LOW SKEW CMOS PLL CLOCK DRIVER WITH PROCESSOR RESET |
| MC88916DW70 | 功能描述:IC DRIVER CLK PLL 70MHZ 20-SOIC RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是 主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SSOP（0.209"，5.30mm 宽） 供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT |
| MC88916DW80 | 功能描述:IC DRIVER CLK PLL 80MHZ 20-SOIC RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是 主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SSOP（0.209"，5.30mm 宽） 供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT |
发布紧急采购，3分钟左右您将得到回复。