- 您现在的位置：买卖IC网 > PDF目录26811 > MC88921DW (INTEGRATED DEVICE TECHNOLOGY INC) 88921 SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20 PDF资料下载
参数资料
| 型号： | MC88921DW |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟及定时 |
| 英文描述： | 88921 SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20 |
| 封装： | SOIC-20 |
| 文件页数： | 1/11页 |
| 文件大小： | 544K |
| 代理商： | MC88921DW |
Order this document
from Logic Marketing
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Motorola, Inc. 1995
1
8/95
REV 2
Low Skew CMOS PLL
Clock Driver
With Power-Down/Power-Up Feature
The MC88921 Clock Driver utilizes phase–locked loop technology to
lock its low skew outputs’ frequency and phase onto an input reference
clock. It is designed to provide clock distribution for CISC microprocessor
or single processor RISC systems.
The PLL allows the high current, low skew outputs to lock onto a single
clock input and distribute it with essentially zero delay to multiple
locations on a board. The PLL also allows the MC88921 to multiply a low
frequency input clock and distribute it locally at a higher (2X) system
frequency.
2X_Q Output Meets All Requirements of the 20, 25 and 33MHz 68040
Microprocessor PCLK Input Specifications
60 and 66MHz Output to Drive the Pentium Microprocessor
Four Outputs (Q0–Q3) With Output–Output Skew <500ps and Six
Outputs Total (Q0–Q3, 2X_Q) With <1ns Skew Each Being Phase and
Frequency Locked to the SYNC Input
The Phase Variation From Part–to–Part Between SYNC and the ‘Q’
Outputs Is Less Than 600ps (Derived From the TPD Specification,
Which Defines the Part–to–Part Skew)
SYNC Input Frequency Range From 5MHZ to 2X_Q FMax/4
Additional Outputs Available at 2X the System ‘Q’ Frequency
All Outputs Have ±36mA Drive (Equal High and Low) CMOS Levels.
Can Drive Either CMOS or TTL Inputs. All Inputs Are TTL–Level
Compatible
Test Mode Pin (PLL_EN) Provided for Low Frequency Testing
Special Power–Down Mode With 2X_Q, Q0, and Q1 Being Reset (With
MR), and Other Outputs Remain Running. 2X_Q, Q0 and Q1 Are
Guaranteed to Be in Lock 3 Clock Cycles After MR Is Negated
Four ‘Q’ outputs (Q0–Q3) are provided with less than 500ps skew between their rising edges. A 2X_Q output runs at twice the
‘Q’ output frequency. The 2X_Q output is ideal for 68040 systems which require a 2X processor clock input. The 2X_Q output
meets the tight duty cycle spec of the 20, 25 and 33MHz 68040. The 66MHz 2X_Q output can also be used for driving the clock
input of the Pentium Microprocessor while providing multiple 33MHz outputs to drive the support and bus logic. The FBSEL pin
allows the user to internally feedback either the Q or the Q/2 frequency providing a 1x or 2x multiplication factor of the reference
input.
In normal phase–locked operation the PLL_EN pin is held high. Pulling the PLL_EN pin low disables the VCO and puts the
88921 in a static ‘test mode’. In this mode there is no frequency limitation on the input clock, which is necessary for a low
frequency board test environment.
A lock indicator output (LOCK) will go HIGH when the loop is in steady state phase and frequency lock. The output will go LOW
if phase–lock is lost or when the PLL_EN pin is LOW. The lock output will go HIGH no later than 10ms after the 88921 sees a sync
signal and full 5.0V VCC.
Pentium is a trademark of the Intel Corporation.
MC88921
LOW SKEW CMOS PLL
CLOCK DRIVER
With Power–Down/
Power–Up Feature
DW SUFFIX
SOIC PACKAGE
CASE 751D–04
20
1
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
DATA SHEET
MC88921
IDT Low Skew CMOS PLL Clock Drivers With Power-Down/Power-up Feature
Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc
MC88921
1
Low Skew CMOS PLL Clock Drivers
With Power-Down/Power-up Feature
相关PDF资料 |
PDF描述 |
|---|---|
| MC88LV915TFN | 88LV SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PQCC28 |
| MC88LV926DW | 88LV SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PDSO20 |
| MD2FLDL-TTL-35G | ACTIVE DELAY LINE, TRUE OUTPUT, DSO6 |
| MD2FLDL-TTL-7F | ACTIVE DELAY LINE, TRUE OUTPUT, DIP6 |
| MD2FLDL-TTL-80G | ACTIVE DELAY LINE, TRUE OUTPUT, DSO6 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC889AL | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC889AP | 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述: |
| MC88A | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8 TUNES 8 KEY WITH SCAN KEY |
| MC88B/IVY | 制造商:TELEPHONE EQUIPMENT 功能描述:THREE COUPLER 8P8C |
| MC88I TERMINAL | 制造商:MC TECHNOLOGIES 功能描述:MOD GSM / GPRS QUADBAND TERMI 制造商:MC TECHNOLOGIES 功能描述:MOD, GSM / GPRS QUADBAND TERMINAL 制造商:MC TECHNOLOGIES 功能描述:MOD, GSM / GPRS QUADBAND TERMINAL; No. of Channels:4; Protocol:TCP / IP; Supply Voltage Min:8V; Supply Voltage Max:30V; Frequency RF:1.9GHz; Module Interface:RS232, USB; Kit Features:GPRS upto 86kbps, Data CSD upto 14.4kbps, Secure ;RoHS Compliant: Yes |
发布紧急采购，3分钟左右您将得到回复。