- 您现在的位置：买卖IC网 > PDF目录296491 > MCM63P818ZP66 (FREESCALE SEMICONDUCTOR INC) 256K X 18 CACHE SRAM, 7 ns, PBGA119 PDF资料下载
参数资料
| 型号： | MCM63P818ZP66 |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | SRAM |
| 英文描述： | 256K X 18 CACHE SRAM, 7 ns, PBGA119 |
| 封装： | 7 X 17 MM, PLASTIC, BGA-119 |
| 文件页数： | 17/21页 |
| 文件大小： | 451K |
| 代理商： | MCM63P818ZP66 |
MCM63P736
MCM63P818
5
MOTOROLA FAST SRAM
MCM63P736 PBGA PIN DESCRIPTIONS
Pin Locations
Symbol
Type
Description
4B
ADSC
Input
Synchronous Address Status Controller: Active low, interrupts any
ongoing burst and latches a new external address. Used to initiate a
READ, WRITE, or chip deselect.
4A
ADSP
Input
Synchronous Address Status Processor: Active low, interrupts any
ongoing burst and latches a new external address. Used to initiate a
new READ, WRITE, or chip deselect (exception — chip deselect does
not occur when ADSP is asserted and SE1 is high).
4G
ADV
Input
Synchronous Address Advance: Increments address count in
accordance with counter type selected (linear/interleaved).
(a) 6K, 7K, 6L, 7L, 6M, 6N, 7N, 6P, 7P
(b) 6D, 7D, 6E, 7E, 6F, 6G, 7G, 6H, 7H
(c) 1D, 2D, 1E, 2E, 2F, 1G, 2G, 1H, 2H
(d) 1K, 2K, 1L, 2L, 2M, 1N, 2N, 1P, 2P
DQx
I/O
Synchronous Data I/O: “x” refers to the byte being read or written
(byte a, b, c, d).
4F
G
Input
Asynchronous Output Enable Input:
Low — enables output buffers (DQx pins).
High — DQx pins are high impedance.
4K
K
Input
Clock: This signal registers the address, data in, and all control signals
except G, LBO, and ZZ.
3R
LBO
Input
Linear Burst Order Input: This pin must remain in steady state (this
signal not registered or latched). It must be tied high or low.
Low — linear burst counter (68K/PowerPC).
High — interleaved burst counter (486/i960/Pentium).
2A, 3A, 5A, 6A, 3B, 5B, 2C, 3C,
5C, 6C, 2R, 6R, 3T, 4T, 5T
SA
Input
Synchronous Address Inputs: These inputs are registered and must
meet setup and hold times.
4N, 4P
SA1, SA0
Input
Synchronous Address Inputs: These pins must be wired to the two
LSBs of the address bus for proper burst operation. These inputs are
registered and must meet setup and hold times.
5L, 5G, 3G, 3L
(a) (b) (c) (d)
SBx
Input
Synchronous Byte Write Inputs: “x” refers to the byte being written (byte
a, b, c, d). SGW overrides SBx.
4E
SE1
Input
Synchronous Chip Enable: Active low to enable chip.
Negated high — blocks ADSP or deselects chip when ADSC is
asserted.
2B
SE2
Input
Synchronous Chip Enable: Active high for depth expansion.
6B
SE3
Input
Synchronous Chip Enable: Active low for depth expansion.
4H
SGW
Input
Synchronous Global Write: This signal writes all bytes regardless of the
status of the SBx and SW signals. If only byte write signals SBx are
being used, tie this pin high.
4M
SW
Input
Synchronous Write: This signal writes only those bytes that have been
selected using the byte write SBx pins. If only byte write signals SBx
are being used, tie this pin low.
7T
ZZ
Input
Sleep Mode: This active high asynchronous signal places the RAM into
the lowest power mode. The ZZ pin disables the RAMs internal clock
when placed in this mode. When ZZ is negated, the RAM remains in
low power mode until it is commanded to READ or WRITE. Data
integrity is maintained upon returning to normal operation.
4C, 2J, 4J, 6J, 4R
VDD
Supply
Core Power Supply.
1A, 7A, 1F, 7F, 1J, 7J, 1M, 7M, 1U, 7U
VDDQ
Supply
I/O Power Supply.
3D, 5D, 3E, 5E, 3F, 5F, 3H, 5H,
3K, 5K, 3M, 5M, 3N, 5N, 3P, 5P
VSS
Supply
Ground.
1B, 7B, 1C, 7C, 4D, 3J, 5J, 4L, 1R, 5R,
7R, 1T, 2T, 6T, 2U, 3U, 4U, 5U, 6U
NC
—
No Connection: There is no connection to the chip.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
AR
CH
IVE
D B
Y F
RE
ES
CA
LE
SE
MI
CO
ND
UC
TO
R,
INC
.
相关PDF资料 |
PDF描述 |
|---|---|
| MCM69F737ZP8 | 128K X 36 CACHE SRAM, 8 ns, PBGA119 |
| MCO15DAG-FREQ-OUT21-V1 | CRYSTAL OSCILLATOR, CLOCK, 0.000732 MHz - 6 MHz, CMOS OUTPUT |
| MCO15DCG-FREQ-OUT21-V1 | CRYSTAL OSCILLATOR, CLOCK, 0.000732 MHz - 3 MHz, CMOS OUTPUT |
| MCO16DAG-FREQ-OUT21-V2 | CRYSTAL OSCILLATOR, CLOCK, 0.000732 MHz - 12 MHz, CMOS OUTPUT |
| MCO21CCG-3MHZ-OUT21-V2 | CRYSTAL OSCILLATOR, CLOCK, 3 MHz, CMOS OUTPUT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MCM63P818ZP66R | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:128K x 36 and 256K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
| MCM63P837 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:256K x 36 and 512K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
| MCM63R836 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:MCM63R836 |
| MCM63R836A | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:8M Late Write HSTL |
| MCM63R836FC3.0 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:MCM63R836 |
发布紧急采购，3分钟左右您将得到回复。