参数资料
型号: MCP23S09T-E/MG
元件分类: 微控制器/微处理器
英文描述: 8 I/O, PIA-GENERAL PURPOSE, PQCC16
封装: 3 X 3 MM, 0.90 MM HEIGHT, PLASTIC, QFN-16
文件页数: 20/50页
文件大小: 607K
代理商: MCP23S09T-E/MG
2009 Microchip Technology Inc.
DS22121B-page 27
MCP23009/MCP23S09
1.7
Interrupt Logic
If enabled, the MCP23X09 activates the INT interrupt
output when one of the port pins changes state or when
a pin does not match the pre-configured default. Each
pin is individually configurable as follows:
Enable/disable interrupt via GPINTEN
Can interrupt on either pin change or change from
default as configured in DEFVAL
Both conditions are referred to as Interrupt on Change
(IOC).
The Interrupt Control Module uses the following
registers/bits:
GPINTEN - Interrupt enable register
INTCON - Controls the source for the IOC
DEFVAL - Contains the register default for IOC
operation
IOCON (ODR and INTPOL) - configures the INT
pin as push-pull, open-drain, and active level
(high or low).
1.7.1
IOC FROM PIN CHANGE
If enabled, the MCP23X09 will generate an interrupt if
a mismatch condition exists between the current port
value and the previous port value. Only IOC enabled
pins will be compared. See GPINTEN and INTCON
registers.
1.7.2
IOC FROM REGISTER DEFAULT
If enabled, the MCP23X09 will generate an interrupt if
a mismatch occurs between the DEFVAL register and
the port. Only IOC enabled pins will be compared. See
GPINTEN, INTCON, and DEFVAL registers.
1.7.3
INTERRUPT OPERATION
The INT interrupt output can be configured as “active
low”, “active high”, or “open-drain” via the IOCON
register.
Only those pins that are configured as an input (IODIR
register)
with
interrupt-on-change
(IOC)
enabled
(GPINTEN register) can cause an interrupt. Pins
configured as an output have no effect on the interrupt
output pin.
Input change activity on a port input pin that is enabled
for IOC will generate an internal device interrupt and
the device will capture the value of the port and copy it
into INTCAP.
The first interrupt event will cause the port contents to
be copied into the INTCAP register. Subsequent
interrupt conditions on the port will not cause an
interrupt to occur as long as the interrupt is not cleared
by a read of INTCAP or GPIO.
1.7.4
CLEARING INTERRUPTS
The interrupt will remain active until the INTCAP or
GPIO register is read (depending on IOCON.INTCC).
Writing to these registers will not affect the interrupt.
The interrupt condition will be cleared after the LSb of
the data is clocked out during a Read operation of
GPIO or INTCAP (depending on IOCON.INTCC).
Note:
Assuming IOCON.INTCC = 0 (INT cleared
on GPIO read): The value in INTCAP can
be lost if GPIO is read before INTCAP
while another IOC is pending. After read-
ing GPIO, the interrupt will clear and then
set due to the pending IOC, causing the
INTCAP register to update.
相关PDF资料
PDF描述
MCP23009T-E/MG 8 I/O, PIA-GENERAL PURPOSE, PQCC16
MCP23016-I/ML 16 I/O, PIA-GENERAL PURPOSE, PQCC28
MCP23016-I/SS 16 I/O, PIA-GENERAL PURPOSE, PDSO28
MCP23016-I/SO 16 I/O, PIA-GENERAL PURPOSE, PDSO28
MCP23016-I/SP 16 I/O, PIA-GENERAL PURPOSE, PDIP28
相关代理商/技术参数
参数描述
MCP23S09TEP 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:8-Bit I/O Expander with Open-Drain Outputs
MCP23S09TESO 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:8-Bit I/O Expander with Open-Drain Outputs
MCP23S09TESS 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:8-Bit I/O Expander with Open-Drain Outputs
MCP23S17 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:16-Bit I/O Expander with Serial Interface
MCP23S17-E/ML 功能描述:接口-I/O扩展器 16bit Input/Output Exp SPI interface RoHS:否 制造商:NXP Semiconductors 逻辑系列: 输入/输出端数量: 最大工作频率:100 kHz 工作电源电压:1.65 V to 5.5 V 工作温度范围:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体:HVQFN-16 封装:Reel