- 您现在的位置：买卖IC网 > PDF目录9342 > MCP4152T-103E/MF (Microchip Technology)IC POT DGTL SNGL 10K RHEO 8DFN PDF资料下载
参数资料
| 型号： | MCP4152T-103E/MF |
| 厂商： | Microchip Technology |
| 文件页数： | 26/59页 |
| 文件大小： | 0K |
| 描述： | IC POT DGTL SNGL 10K RHEO 8DFN |
| 标准包装： | 3,300 |
| 接片： | 257 |
| 电阻（欧姆）： | 10k |
| 电路数： | 1 |
| 温度系数： | 标准值 150 ppm/°C |
| 存储器类型： | 易失 |
| 接口： | 4 线 SPI（芯片选择） |
| 电源电压： | 1.8 V ~ 5.5 V |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-VDFN 裸露焊盘 |
| 供应商设备封装： | 8-DFN-EP（3x3） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页
Micrel, Inc.
KSZ8051MNL/RNL
July 2010
32
M9999-070910-1.0
NAND Tree I/O Testing
The following procedure can be used to check for faults on the KSZ8051MNL/RNL digital I/O pin connections to the
board:
1. Enable NAND tree mode by either hardware pin strapping (NAND_Tree#, pin 21) or software (register 16h, bit 5).
2. Use board logic to drive all KSZ8051MNL/RNL NAND tree input pins high.
3. Use board logic to drive each NAND tree input pin, per KSZ8051MNL/RNL NAND Tree pin order, as follow:
a. Toggle the first pin (MDIO) from high to low, and verify the CRS/CONFIG1 pin switch from low to high to
indicate that the first pin is connected properly.
b. Leave the first pin (MDIO) low.
c. Toggle the second pin (MDC) from high to low, and verify the CRS/CONFIG1 pin switch from high to low
to indicate that the second pin is connected properly.
d. Leave the first pin (MDIO) and the second pin (MDC) low.
e. Toggle the third pin from high to low, and verify the CRS/CONFIG1 pin switch from low to high to indicate
that the third pin is connected properly.
f.
Continue with this sequence until all KSZ8051MNL/RNL NAND tree input pins have been toggled.
Each KSZ8051MNL/RNL NAND tree input pin must cause the CRS/CONFIG1 output pin to toggle high-to-low or low-to-
high to indicate a good connection. If the CRS/CONFIG1 pin fails to toggle when the KSZ8051MNL/RNL input pin toggles
from high to low, the input pin has a fault.
Power Management
The KSZ8051MNL/RNL offers the following power management modes:
Power Saving Mode
Power Saving Mode is used to reduce the transceiver power consumption when the cable is unplugged. It is enabled by
writing a one to register 1Fh, bit 10, and is in effect when auto-negotiation mode is enabled and cable is disconnected (no
link).
In this mode, the KSZ8051MNL/RNL shuts down all transceiver blocks, except for transmitter, energy detect and PLL
circuits.
By default, Power Saving Mode is disabled after power-up.
Energy Detect Power Down Mode
Energy Detect Power Down Mode is used to further reduce the transceiver power consumption when the cable is un-
plugged. It is enabled by writing a zero to register 18h, bit 11, and is in effect when auto-negotiation mode is enabled and
cable is disconnected (no link).
In this mode, the KSZ8051MNL/RNL shuts down all transceiver blocks, except for transmitter and energy detect circuits.
Further power consumption is achieved by extending the time interval in between transmissions of link pulses to check for
the presence of a link partner. The periodic transmission of link pulses is needed to ensure two link partners in the same
low power state and with auto MDI/MDI-X disabled can wake up when the cable is connected between them.
By default, Energy Detect Power Down Mode is disabled after power-up.
Power Down Mode
Power Down Mode is used to power down the KSZ8051MNL/RNL device when it is not in use after power-up. It is
enabled by writing a one to register 0h, bit 11.
In this mode, the KSZ8051MNL/RNL disables all internal functions, except for the MII management interface. The
KSZ8051MNL/RNL exits (disables) Power Down Mode after register 0h, bit 11 is set back to zero.
Slow Oscillator Mode
Slow Oscillator Mode is used to disconnect the input reference crystal/clock on XI (pin 9) and select the on-chip slow
oscillator when the KSZ8051MNL/RNL device is not in use after power-up. It is enabled by writing a one to register 11h,
bit 5.
Slow Oscillator Mode works in conjunction with Power Down Mode to put the KSZ8051MNL/RNL device in the lowest
相关PDF资料 |
PDF描述 |
|---|---|
| X1205V8IZT1 | IC RTC/CALENDAR 2-WIRE 8-TSSOP |
| MCP4151T-503E/SN | IC POT DGTL SNGL 50K SPI 8SOIC |
| M83723/71W2232N | CONN RCPT 32POS WALL MT W/SCKT |
| MCP4151T-502E/MF | IC POT DGTL SNGL 5K SPI 8DFN |
| X1205V8IZ | IC RTC/CALENDAR 2-WIRE 8-TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MCP4152T-103I/MF | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:7/8-Bit Single/Dual SPI Digital POT with Volatile Memory |
| MCP4152T-103I/ML | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:7/8-Bit Single/Dual SPI Digital POT with Volatile Memory |
| MCP4152T-103I/MS | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:7/8-Bit Single/Dual SPI Digital POT with Volatile Memory |
| MCP4152T-103I/P | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:7/8-Bit Single/Dual SPI Digital POT with Volatile Memory |
| MCP4152T-103I/SL | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:7/8-Bit Single/Dual SPI Digital POT with Volatile Memory |
发布紧急采购，3分钟左右您将得到回复。