- 您现在的位置：买卖IC网 > PDF目录9044 > MCP4725A1T-E/CH (Microchip Technology)IC DAC 12BIT EE W/I2C SOT23-6 PDF资料下载
参数资料
| 型号： | MCP4725A1T-E/CH |
| 厂商： | Microchip Technology |
| 文件页数： | 21/50页 |
| 文件大小： | 0K |
| 描述： | IC DAC 12BIT EE W/I2C SOT23-6 |
| 标准包装： | 1 |
| 设置时间： | 6µs |
| 位数： | 12 |
| 数据接口： | EEPROM，I²C，串行 |
| 转换器数目： | 1 |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | SOT-23-6 |
| 供应商设备封装： | SOT-23-6 |
| 包装： | 标准包装 |
| 输出数目和类型： | 1 电压，单极；1 电压，双极 |
| 采样率（每秒）： | * |
| 产品目录页面： | 673 (CN2011-ZH PDF) |
| 配用： | MCP4725DM-PTPLS-ND - BOARD DAUGHTER PICTAIL MCP4725 |
| 其它名称： | MCP4725A1T-E/CHDKR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页当前第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页
MCP4725
DS22039D-page 28
2009 Microchip Technology Inc.
7.3
General Call
The MCP4725 device acknowledges the general call
address (0x00 in the first byte). The meaning of the
general call address is always specified in the second
allow to use “00000000” (00h) in the second byte.
Please refer to the Phillips I2C document for more
details of the General Call specifications. The
MCP4725 supports the following general calls:
7.3.1
GENERAL CALL RESET
The general reset occurs if the second byte is
“00000110” (06h). At the acknowledgement of this
byte, the device will abort current conversion and
perform an internal reset similar to a power-on-reset
(POR). Immediately after this reset event, the device
uploads the contents of the EEPROM into the DAC
register.
7.3.2
GENERAL CALL WAKE-UP
If the second byte is “00001001” (09h), the device will
reset the power-down bits. After receiving this com-
mand, the power-down bits of the DAC register are set
to a normal operation (PD1, PD2 = 0,0). The power-
down bit settings in EEPROM are not affected.
FIGURE 7-2:
General Call Address
Format.
7.4
High-Speed (HS) Mode
The I2C specification requires that a high-speed mode
device must be ‘activated’ to operate in high-speed
(3.4 Mbit/s) mode. This is done by sending a special
address byte of 00001XXX following the START bit.
The XXX bits are unique to the high-speed (HS) mode
Master. This byte is referred to as the high-speed (HS)
Master Mode Code (HSMMC). The MCP4725 device
does not acknowledge this byte. However, upon
receiving this command, the device switches to HS
mode and can communicate at up to 3.4 Mbit/s on SDA
and SCL lines. The device will switch out of the HS
mode on the next STOP condition.
For more information on the HS mode, or other I2C
modes, please refer to the Phillips I2C specification.
7.5
I2C BUS CHARACTERISTICS
The I2C specification defines the following bus
protocol:
Data transfer may be initiated only when the bus
is not busy.
During data transfer, the data line must remain
stable whenever the clock line is HIGH. Changes
in the data line while the clock line is HIGH will be
interpreted as a START or STOP condition.
Accordingly, the following bus conditions have been
defined using Figure 7-3.
7.5.1
BUS NOT BUSY (A)
Both data and clock lines remain HIGH.
7.5.2
START DATA TRANSFER (B)
A HIGH to LOW transition of the SDA line while the
clock (SCL) is HIGH determines a START condition.
All commands must be preceded by a START
condition.
7.5.3
STOP DATA TRANSFER (C)
A LOW to HIGH transition of the SDA line while the
clock (SCL) is HIGH determines a STOP condition. All
operations must be ended with a STOP condition.
7.5.4
DATA VALID (D)
The state of the data line represents valid data when,
after a START condition, the data line is stable for the
duration of the HIGH period of the clock signal.
The data on the line must be changed during the LOW
period of the clock signal. There is one clock pulse per
bit of data.
Each data transfer is initiated with a START condition
and terminated with a STOP condition.
LSB
First Byte
ACK
x
0 0 0 0 0 0 0 0 A
A
x x x x x x x
(General Call Address)
Second Byte
ACK
相关PDF资料 |
PDF描述 |
|---|---|
| M83723/95A1404N | CONN PLUG 4POS STRAIGHT W/SCKT |
| VI-BTH-MY-F1 | CONVERTER MOD DC/DC 52V 50W |
| VI-BTF-MY-F4 | CONVERTER MOD DC/DC 72V 50W |
| MS27496E13B4P | CONN RCPT 4POS BOX MNT W/PINS |
| MCP4725A0T-E/CH | IC DAC 12BIT W/I2C SOT23A-6 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MCP4725A2T-E/CH | 功能描述:数模转换器- DAC Sngl 12-B NV DAC w/ I2C interface RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
| MCP4725A2T-E/CH-CUT TAPE | 制造商:Microchip 功能描述:MCP4725 Series 1 Ch I2C EEPROM Memory 5.5 V 12-Bit D/A Converter SMT - SOT-23-6 |
| MCP4725A3T-E/CH | 功能描述:数模转换器- DAC Sngl 12-B NV DAC w/ I2C interface RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
| MCP4725A3T-E/CH-CUT TAPE | 制造商:Microchip 功能描述:MCP4725 Series 1 Ch I2C EEPROM Memory 5.5 V 12-Bit D/A Converter SMT - SOT-23-6 |
| MCP4725DM-PTPLS | 功能描述:子卡和OEM板 MCP4725 DAC PICTail Plus Daughter Board RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
发布紧急采购，3分钟左右您将得到回复。