- 您现在的位置：买卖IC网 > PDF目录17277 > MCZ33291LEG (Freescale Semiconductor)IC SWITCH 8X LOSIDE W/SPI 24SOIC PDF资料下载
参数资料
| 型号： | MCZ33291LEG |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 13/26页 |
| 文件大小： | 0K |
| 描述： | IC SWITCH 8X LOSIDE W/SPI 24SOIC |
| 标准包装： | 30 |
| 类型： | 低端 |
| 输入类型： | SPI |
| 输出数： | 8 |
| 导通状态电阻： | 1.1 欧姆 |
| 电流 - 输出 / 通道： | 500mA |
| 电流 - 峰值输出： | 3A |
| 电源电压： | 9 V ~ 26.5 V |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 24-SOIC W |
| 包装： | 管件 |
FUNCTIONAL DESCRIPTION
FUNCTIONAL PIN DESCRIPTION
MC68XX
Microcontroller
SPI
(Master)
33291
B1 Parallel A1
B0 A0
Ports
A2
CS
SCLK
8-Bit
SO
8 Outputs
V DD
8-Bit
SS
SCLK
MISO
MOSI
SI
CS
33291
A1
B1
MC68XX
Microcontroller
SPI
(Alternate Master)
B0 Parallel A0
Ports
A2
SCLK
8-Bit
SO
SI
33291
CS
8 Outputs
V DD
8-Bit
SCLK
MISO
MOSI
SCLK
8-Bit
SO
SI
8 Outputs
SS
Figure 15. Multiple MCU SPI Control
FUNCTIONAL PIN DESCRIPTION
CHIP SELECT (CS)
The 33291L receives its MCU communication through the
CS pin. Whenever this pin is in a logic low state, data can be
transferred from the MCU to the 33291L by way of the SI pin
and from the 33291L to the MCU through the SO pin.
Clocked-in data from the MCU is transferred from the 33291L
Shift register and latched into the power outputs on the rising
edge of the CS signal. On the falling edge of the CS signal,
drain status information is transferred from the power outputs
then loaded into the Shift register of the device. The CS pin
also controls the output driver of the serial output (SO) pin.
Whenever the CS pin goes to a logic low state, the SO pin
output driver is enabled allowing information to be transferred
from the 33291L to the MCU. To avoid data corruption or the
generation of spurious data, it is essential the high-to-low
transition of the CS signal occur only when SCLK is in a logic
low state.
SYSTEM CLOCK (SCLK)
The system clock (SCLK) pin clocks the internal shift
registers of the 33291L. The serial input (SI) pin accepts data
into the Input Shift register on the falling edge of the SCLK
signal while the serial output (SO) pin shifts data information
out of the SO line driver on the rising edge of the SCLK signal.
False clocking of the Shift register must be avoided to
guarantee validity of data. It is essential the SCLK pin be in a
logic low state whenever the chip select bar ( CS ) pin makes
any transition. For this reason, it is recommended, though not
absolutely necessary, the SCLK pin be kept in a low logic
state as long as the device is not accessed ( CS in logic high
state). When CS is in a logic high state, signals at the SCLK
and SI pins are ignored and SO is tri-stated (high
impedance). See the Data Transfer Timing diagram in
SERIAL INSTRUCTION (SI)
This pin is for the input of serial instruction (SI) data. SI is
read on the falling edge of SCLK. A logic high state present
on this pin when the SCLK signal rises will program a specific
output OFF. In turn, CS pin turns OFF the specific output on
the rising edge of the CS signal. Conversely, a logic low state
present on the SI pin will program the output ON, In turn, t he
pin turns ON the specific output on the rising edge of the CS
signal.
To program the eight outputs of the 33291L ON or OFF, an
8-bit serial stream of data is required to be synchronously
entered into the SI pin starting with Output 7, followed by
Output 6, Output 5, and so on, to Output 0. Referring to
corresponding to Output 7. For each rise of the SCLK signal,
with CS held in a logic low state, a data-bit instruction (ON or
OFF) is synchronously loaded into the Shift register per the
data-bit SI state. The Shift register is full after eight bits of
information have been entered. To preserve data integrity,
care should be taken to not transition SI as SCLK transitions
from a low-to-high logic state.
33291L
Analog Integrated Circuit Device Data
Freescale Semiconductor
13
相关PDF资料 |
PDF描述 |
|---|---|
| FAN3122CMX | IC GATE DVR SGL 9A HS 8-SOIC |
| EBM18DRKF-S13 | CONN EDGECARD 36POS .156 EXTEND |
| 591D477X9004C2T20H | CAP TANT 470UF 4V 10% 2812 |
| 591D477X06R3C2T20H | CAP TANT 470UF 6.3V 20% 2812 |
| NID9N05CL | MOSFET N-CH CLAMP 9A 52V DPAK |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MCZ33291LEGR2 | 功能描述:电源开关 IC - 配电 BASIC OCTAL SER SW RoHS:否 制造商:Exar 输出端数量:1 开启电阻（最大值）:85 mOhms 开启时间（最大值）:400 us 关闭时间（最大值）:20 us 工作电源电压:3.2 V to 6.5 V 电源电流（最大值）: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOT-23-5 |
| MCZ33298EG | 功能描述:电源开关 IC - 配电 OCTAL SERIAL SWITCH RoHS:否 制造商:Exar 输出端数量:1 开启电阻（最大值）:85 mOhms 开启时间（最大值）:400 us 关闭时间（最大值）:20 us 工作电源电压:3.2 V to 6.5 V 电源电流（最大值）: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOT-23-5 |
| MCZ33298EG/R2 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Eight Output Switch with Serial Peripheral Interface I/O |
| MCZ33298EGR2 | 功能描述:电源开关 IC - 配电 OCTAL SERIAL SWITCH RoHS:否 制造商:Exar 输出端数量:1 开启电阻（最大值）:85 mOhms 开启时间（最大值）:400 us 关闭时间（最大值）:20 us 工作电源电压:3.2 V to 6.5 V 电源电流（最大值）: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOT-23-5 |
| MCZ3334EF | 功能描述:基准电压& 基准电流 HI ENERGY IGNITION RoHS:否 制造商:STMicroelectronics 产品:Voltage References 拓扑结构:Shunt References 参考类型:Programmable 输出电压:1.24 V to 18 V 初始准确度:0.25 % 平均温度系数（典型值）:100 PPM / C 串联 VREF - 输入电压（最大值）: 串联 VREF - 输入电压（最小值）: 分流电流（最大值）:60 mA 最大工作温度:+ 125 C 封装 / 箱体:SOT-23-3L 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。