- 您现在的位置：买卖IC网 > Datasheet目录477 > MICRF507YML TR (Micrel Inc)TXRX FSK LOW PWR W/AMP 32MLF Datasheet资料下载
参数资料
| 型号： | MICRF507YML TR |
| 厂商： | Micrel Inc |
| 文件页数： | 19/47页 |
| 文件大小： | 0K |
| 描述： | TXRX FSK LOW PWR W/AMP 32MLF |
| 特色产品： | MICRF507 Low-Power FSK Transceiver |
| 标准包装： | 1 |
| 系列： | RadioWire® |
| 频率： | 470MHz ~ 510MHz |
| 数据传输率 - 最大： | 200kbps |
| 调制或协议： | FSK |
| 应用： | AMR，ISM，SRD |
| 功率 - 输出： | 10dBm |
| 灵敏度： | -113dBm |
| 电源电压： | 2 V ~ 2.5 V |
| 电流 - 接收： | 12mA |
| 电流 - 传输： | 21.5mA |
| 数据接口： | PCB，表面贴装 |
| 天线连接器： | PCB，表面贴装 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 32-VFQFN 裸露焊盘，32-MLF? |
| 包装： | 标准包装 |
| 其它名称： | 576-3694-6 MICRF507YML TRDKR MICRF507YML TRDKR-ND |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页
Micrel, Inc.
MICRF507
Mode
Sync_en
DATACLK
DATAIXO
Direction
Signal
Direction
Signal/Function
Transmit
0
1
Output
Output
0
BitRate clock
Input
Input
Modulates carrier directly
(asynchronously)
Sampled at rising edge of BitRate
clock; latched output modulates
carrier
0
Output
0
Output
Raw output from demodulator
Receive
1
Output
Clock recovered by bit
synchronizer
Output
Filtered and latched demodulator
output; transitions occur at rising
edge of DATACLK
Table 8. Synchronizer Mode and Data Interface
In sync mode (Sync_en bit set to 1), the transmitted bit
stream is clocked with the precision of the MICRF507’s
crystal oscillator, which relaxes timing accuracy
requirements on the data source. During reception, the
synchronizer ensures that transitions of DATAIXO occur
only at rising edges of DATACLK, without edge jitter or
internal glitches. Receiver sensitivity values given in the
Electrical Characteristics table are measured with Sync_en
= 1; with Sync_en = 0, as much as 3-6 dB of sensitivity
could be lost.
Sync_en = 0
When Sync_en = 0, the input signal at DATAIXO
modulates the transmitter directly during transmission and
the output signal from DATAIXO is the raw demodulator
output. DATACLK remains fixed at a logic low level during
both transmission and reception.
Sync_en = 1
During transmission when Sync_en = 1 the data bit stream
entering DATAIXO is buffered with a flip-flop strobed at the
rising edge of BITRATE_CLK, and the output of the flip-
flop modulates the transmitter. BITRATE_CLK is brought
out at the DATACLK output. Figure 10 shows the
relationship of DATACLK and DATAIXO transitions.
Figure 10. Data Interface in Transmit Mode
During reception, the bit synchronizer recovers the
received signal’s clock. This recovered clock strobes a flip-
flop that samples in mid-bit-period the demodulated and
filtered bit stream. The DATACLK output brings out the
recovered clock. DATAIXO (an output during reception)
brings out the synchronized data stream, which has its
transitions at rising edges of DATACLK. See Figure 11.
Figure 11. Data Interface in Receive Mode
By being in control of bit timing, the MICRF507 is
effectively the “master.” For maximum timing margin, the
microcontroller, as the “slave,” can present or sample
(during transmit and receive, respectively) each new bit at
the DATAIXO pin at falling edges of DATACLK.
Additional Considerations in the Use of Synchronizer
(Sync_en = 1)
Two clock signals, BITRATE_CLK and BITSYNC_CLK,
must be properly programmed when using the
synchronizer. BITRATE_CLK, used in transmission, must
be set to a frequency equal to the bit rate.
BITSYNC_CLK, used in reception, must have a frequency
16 times the bit rate. These frequencies are controlled by
the crystal oscillator frequency and the settings of register
fields, as described in the “Clock Generation” section. Bit
clocking of the incoming signal must agree with the
receiver’s local clocking within ± 2.5% (easily met with 100
PPM or better crystals). For example, if f BITSYNC_CLK is
16x19.231kbps, the incoming bit rate can be between
0.975x19.231kbps to 1.025x19.231kbps.
All incoming messages must start with a 0101… preamble
so that the synchronizer can acquire the incoming clock. A
24-bit preamble is typically used; a minimum of 22 bits is
required.
October 2, 2013
19
Revision 2.2
相关PDF资料 |
PDF描述 |
|---|---|
| MICRF600DEV1 | KIT DEV RADIOWIRE 902-928MHZ |
| MK01-C | SENSOR REED SPST-NO SMD |
| MK01-H | SENSOR REED SPDT-CHANGE SMD |
| MK02/0-1A66-500W | SENSOR REED SPST-NO |
| MK02/6-0 | SENSOR REED PCB 24MM T/H |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MICRF600 | 功能描述:TXRX ISM 902-928MHZ 11.5X14.1MM RoHS:否 类别:RF/IF 和 RFID >> RF 收发器 系列:RadioWire® 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:30 系列:- 频率:4.9GHz ~ 5.9GHz 数据传输率 - 最大:54Mbps 调制或协议:* 应用:* 功率 - 输出:-3dBm 灵敏度:- 电源电压:2.7 V ~ 3.6 V 电流 - 接收:* 电流 - 传输:* 数据接口:PCB，表面贴装 存储容量:- 天线连接器:PCB，表面贴装 工作温度:-25°C ~ 85°C 封装/外壳:68-TQFN 裸露焊盘 包装:管件 |
| MICRF600 TR | 制造商:Micrel 功能描述:Micrel MICRF600 TR RF Transceivers |
| MICRF600_06 | 制造商:MICREL 制造商全称:Micrel Semiconductor 功能描述:902-928MHz ISM Band Transceiver Module |
| MICRF600DEV1 | 功能描述:KIT DEV RADIOWIRE 902-928MHZ RoHS:是 类别:RF/IF 和 RFID >> RF 评估和开发套件，板 系列:RadioWire® 标准包装:1 系列:- 类型:GPS 接收器 频率:1575MHz 适用于相关产品:- 已供物品:模块 其它名称:SER3796 |
| MICRF600TR | 制造商:MICREL 制造商全称:Micrel Semiconductor 功能描述:902-928MHz ISM Band Transceiver Module |
发布紧急采购，3分钟左右您将得到回复。