- 您现在的位置：买卖IC网 > PDF目录15742 > MPC5553EVBISYS (Freescale Semiconductor)KIT EVAL ISYSTEMS MPC5553 PDF资料下载
参数资料
| 型号： | MPC5553EVBISYS |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 63/68页 |
| 文件大小： | 0K |
| 描述： | KIT EVAL ISYSTEMS MPC5553 |
| 标准包装： | 1 |
| 类型： | 微控制器 |
| 适用于相关产品： | MPC5553 |
| 所含物品： | 评估板和演示软件 |
| 相关产品： | MPC5553MZQ132-ND - IC MCU MPC5553 REV A 324-PBGA MPC5553MZP132-ND - IC MCU MPC5553 REV A 416-PBGA |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页当前第63页第64页第65页第66页第67页第68页
MPC5553 Microcontroller Data Sheet, Rev. 4
Revision History for the MPC5553 Data Sheet
Freescale Semiconductor
66
Table 17 (Pad AC Specifications (VDDEH = 5.0 V, VDDE = 1.8 V)) Pad AC Specifications and Table 18 (Derated Pad AC
Specifications (VDDEH = 3.3 V, VDDE = 3.3 V)) Derated Pad AC Specifications: The changes are identical in the tables.
Footnote 1, deleted ‘FSYS =132 MHz.’
Footnote 2, changed from ‘tested’ to ‘(not tested).’
Footnote 3, changed from ‘Out delay’ to ‘The output delay’,
Changed from ‘Add a maximum of one system clock to the output delay to get the output delay with respect to
the system clock‘to ‘To calculate the output delay with respect to the system clock, add a maximum of one system
clock to the output delay.’
Footnote 4: changed ‘Delay’ to ‘The output delay.’
Footnote 5: deleted ‘before qualification.’ Changed from ‘This parameter is supplied for reference and is not
guaranteed by design and not tested’ to ‘This parameter is supplied for reference and is guaranteed by design
and tested.’
Changed from ‘This parameter is supplied for reference and is not guaranteed by design and not tested’ to ‘This
parameter is supplied for reference and is guaranteed by design and tested.’
Table 19 (Reset and Configuration Pin Timing) Reset and Configuration Pin Timing: Footnote 1, deleted ‘FSYS = 132 MHz.’
Table 20 (JTAG Pin AC Electrical Characteristics) JTAG Pin AC Electrical Characteristics:
Footnote 1, deleted: ‘and CL = 30 pF with DSC = 0b10, SRC = 0b11,’ changed ‘functional’ to ‘Nexus.’
Table 21 (Nexus Debug Port Timing) Nexus Debug Port Timing.
Changed Spec 12, TCK Low to TDO Data Valid: Changed ‘VDDE = 3.0 to 3.6 volts’ maximum value in column 4
from 9 to 10. Now reads ‘VDDE = 3.0–3.6 V’ with a max value of 10.
Table 22 (Bus Operation Timing) Bus Operation Timing:
External Bus Frequency in the table heading: Added footnote that reads: Speed is the nominal maximum
frequency. Max speed is the maximum speed allowed including frequency modulation (FM). 82 MHz parts allow
for 80 MHz system clock + 2% FM;
114 MHz parts allow for 112 MHz system clock + 2% FM, and 132 MHz parts allow for 128 MHz system clock +
2% FM.
Spec 1: Changed the values in Min. columns: 40 MHz from 25 to 24.4; 56 MHz from 17.9 to 17.5
Specs 7 and 8: Removed from external bus interface: BDIP, OE, WE/BE[0:1]; removed from the calibration bus
interface CAL_CS[0, 2:3], CAL_WE/BE[0:1].
Deleted duplicate footnote: The EBTS = 0 timings are tested and valid at VDDE = 2.25–3.6 V only, whereas
EBTS = 1 timings are tested and valid at VDDE = 1.6–3.6 V.
Added a footnote each for the DATA[0:31], TEA, and WE/BE[0:3] signals in the table: Due to pin limitations, the
DATA[16:31], TEA, and WE/BE[2:3] signals are not available on the 324 package.
Table 23 (External Interrupt Timing) External Interrupt Timing:
Footnote 1, changed ‘VDDEH = 4.5–5.5;’ to ‘VDDEH = 4.5–5.25;’
Footnote 1: Deleted ‘FSYS = 132 MHz.’, ‘VDD = 1.35–1.65 V’, ‘VDD33 and VDDSYN = 3.0–3.6 V.’ and
‘and CL = 200 pF with SRC = 0b11.’
Deleted second figure after table ‘External Interrupt Setup Timing.’
Table 24 (eTPU Timing) eTPU Timing
Footnote 1, changed ‘VDDEH = 4.5–5.5;’ to ‘VDDEH = 4.5–5.25;’
Footnote 1: Deleted ‘FSYS = 132 MHz.’, ‘VDD = 1.35–1.65 V’,‘VDD33 and VDDSYN = 3.0–3.6’ and
‘and CL = 200 pF with SRC = 0b11.’
Deleted second figure, ‘eTPU Input/Output Timing’ after this table.
Added Footnote 2: ‘This specification does not include the rise and fall times. When calculating the minimum
eTPU pulse width, include the rise and fall times defined in the slew rate control fields (SRC) of the pad
configuration registers (PCR).’
Table 33. Table and Figure Changes Between Rev. 2.0 and 3.0 (continued)
Location
Description of Changes
相关PDF资料 |
PDF描述 |
|---|---|
| MPC5554EVB | BOARD EVALUATION MPC5554 |
| MAX6440UTMRRD3+T | IC BATTERY MON SNGL SOT23-6 |
| MAX6440UTLSYD3+T | IC BATTERY MON SNGL SOT23-6 |
| MPC5553EVBGHS | KIT EVAL GREEN HILLS SOFTWARE |
| MPC5553EVB | KIT EVAL MPC5553MZP132 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC5553MVF112 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| MPC5553MVF112R2 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| MPC5553MVF132 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| MPC5553MVF132R2 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| MPC5553MVF80 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller |
发布紧急采购，3分钟左右您将得到回复。