参数资料
型号: MPC5601PEF0VLL4
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 微控制器/微处理器
英文描述: 32-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQFP100
封装: 14 X 14 MM, 1.40 MM, 0.50 MM PITCH, ROHS COMPLIANT, LQFP-100
文件页数: 67/95页
文件大小: 1694K
代理商: MPC5601PEF0VLL4
MPC5602P Microcontroller Data Sheet, Rev. 4.1
Freescale Semiconductor
7
1.5
Feature details
1.5.1
High performance e200z0 core processor
The e200z0 Power Architecture core provides the following features:
High performance e200z0 core processor for managing peripherals and interrupts
Single issue 4-stage pipeline in-order execution 32-bit Power Architecture CPU
Harvard architecture
Variable length encoding (VLE), allowing mixed 16- and 32-bit instructions
— Results in smaller code size footprint
— Minimizes impact on performance
Branch processing acceleration using lookahead instruction buffer
Load/store unit
— 1-cycle load latency
— Misaligned access support
— No load-to-use pipeline bubbles
Thirty-two 32-bit general purpose registers (GPRs)
Separate instruction bus and load/store bus Harvard architecture
Hardware vectored interrupt support
Reservation instructions for implementing read-modify-write constructs
Long cycle time instructions, except for guarded loads, do not increase interrupt latency
Extensive system development support through Nexus debug port
Non-maskable interrupt support
Pulse width modulator (FlexPWM) Contains four PWM submodules, each of which capable of controlling a single
half-bridge power stage and two fault input channels
Reset generation module
(MC_RGM)
Centralizes reset sources and manages the device reset sequence of the device
Static random-access memory
(SRAM)
Provides storage for program code, constants, and variables
System integration unit lite (SIUL) Provides control over all the electrical pad controls and up 32 ports with 16 bits
of bidirectional, general-purpose input and output signals and supports up to 32
external interrupts with trigger event configuration
System status and configuration
module (SSCM)
Provides system configuration and status data (such as memory size and status,
device mode and security status), device identification data, debug status port
enable and selection, and bus and peripheral abort enable/disable
System timer module (STM)
Provides a set of output compare events to support AUTOSAR1 and operating
system tasks
System watchdog timer (SWT)
Provides protection from runaway code
Wakeup unit (WKPU)
Supports up to 18 external sources that can generate interrupts or wakeup
events, of which 1 can cause non-maskable interrupt requests or wakeup events
1 AUTOSAR: AUTomotive Open System ARchitecture (see http://www.autosar.org)
Table 2. MPC5602P series block summary (continued)
Block
Function
相关PDF资料
PDF描述
MPC8272CVRP 32-BIT, EPROM, 300 MHz, RISC MICROCONTROLLER, PBGA516
MB95F564HWQN-G-JNE1 8-BIT, FLASH, 16.25 MHz, MICROCONTROLLER, PQCC32
MB95F584KPFT-G-JNE2 8-BIT, FLASH, 16.25 MHz, MICROCONTROLLER, PDSO16
MB9BF105RAPMC 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP120
MB9BF504NPMC 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP100
相关代理商/技术参数
参数描述
MPC5601PEF0VLL4R 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:MPC5602P Microcontroller Data Sheet
MPC5601PEF0VLL6R 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:MPC5602P Microcontroller Data Sheet
MPC5602B 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Qorivva MPC560xB/C/D Family
MPC5602BECLQ 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller
MPC5602BECLU 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller